

Overview

- Device Architecture
- CUDA Programming Model
- Matrix Transpose in CUDA
- Further Reading

What is CUDA?

CUDA stands for:

"Compute Unified Device Architecture"


It is 2 things:

- 1. Device Architecture Specification
- 2. A small extension to C
- = New Syntax + Built-in Variables Restrictions + Libraries

Device Architecture: Streaming Multiprocessor (SM)


1 SM contains 8 scalar cores

- Up to 8 cores can run simulatenously
- Each core executes identical instruction set, or sleeps
- SM schedules instructions across cores with 0 overhead
- Up to 32 threads may be scheduled at a time, called a warp, but max 24 warps active in 1 SM
- Thread-level memory-sharing supported via Shared Memory
- Register memory is local to thread, and divided amongst all blocks on SM



Transparent Scalability

- Hardware is free to assigns blocks to any processor at any time
 - A kernel scales across any number of parallel processors



SM Warp Scheduling



SM multithreaded Warp scheduler

warp 8 instruction 11

warp 1 instruction 42

warp 3 instruction 95

warp 8 instruction 12


warp 8 instruction 12

- SM hardware implements zerooverhead Warp scheduling
 - Warps whose next instruction has its operands ready for consumption are eligible for execution
 - Eligible Warps are selected for execution on a prioritized scheduling policy
 - All threads in a Warp execute the same instruction when selected

4 clock cycles needed to dispatch the same instruction for all threads in a Warp in G80

- If one global memory access is needed for every 4 instructions
- A minimal of 13 Warps are needed to fully tolerate 200-cycle memory latency

Device Architecture



C Extension

Consists of:

- New Syntax and Built-in Variables
- Restrictions to ANSI C
- API/Libraries

C Extension: Built-in Variables

New Syntax:

- <<< ... >>>
- __host___, __global___, __device___
- __constant___, __shared___, __device
- __syncthreads()

C Extension: Built-in Variables

Built-in Variables:

- dim3 gridDim;
 - Dimensions of the grid in blocks (gridDim.z unused)
- dim3 blockDim;
 - Dimensions of the block in threads
- dim3 blockldx;
 - Block index within the grid
- dim3 threadIdx;
 - Thread index within the block

C Extension: Restrictions


New Restrictions:

- No recursion in device code
- No function pointers in device code

CUDA API

- CUDA Runtime (Host and Device)
- Device Memory Handling (cudaMalloc,...)
- Built-in Math Functions (sin, sqrt, mod, ...)
- Atomic operations (for concurrency)
- Data-types (2D textures, dim2, dim3, ...)


Compiling a CUDA Program



Matrix Transpose

Matrix Transpose


Α	В
C	D



\mathbf{A}^{T}	\mathbf{C}^{T}
B ^T	D ^T

Matrix Transpose: First idea

- Each thread block transposes an equal-sized block of matrix
 M
- Assume M is square (n x n)
- What is a good block-size?
- CUDA places limitations on number of threads per block
- 512 threads per block is the maximum allowed by CUDA



Matrix Transpose: First idea

```
#include <stdio.h>
#include <stdlib.h>
 global
void transpose(float* in, float* out, uint width) {
 uint tx = blockIdx.x * blockDim.x + threadIdx.x;
 uint ty = blockldx.y * blockDim.y + threadldx.y;
 out[tx * width + ty] = in[ty * width + tx];
int main(int args, char** vargs) {
 const int HEIGHT = 1024:
 const int WIDTH = 1024;
 const int SIZE = WIDTH * HEIGHT * sizeof(float);
 dim3 bDim(16, 16);
 dim3 gDim(WIDTH / bDim.x, HEIGHT / bDim.y);
 float* M = (float*)malloc(SIZE);
 for (int i = 0; i < HEIGHT * WIDTH; i++)
  \{ M[i] = i; \}
 float* Md = NULL;
 cudaMalloc((void**)&Md, SIZE);
 cudaMemcpy(Md,M, SIZE, cudaMemcpyHostToDevice);
 float* Bd = NULL;
 cudaMalloc((void**)&Bd, SIZE);
 transpose<<<gDim, bDim>>>(Md, Bd, WIDTH);
 cudaMemcpy(M,Bd, SIZE, cudaMemcpyDeviceToHost);
 return 0;
```

Example



MIDIA

Optimization Example: Matrix Transpose

Further Reading

- On-line Course:
 - UIUC NVIDIA Programming Course by David Kirk and Wen Mei W. Hwu
 - http://courses.ece.illinois.edu/ece498/al/Syllabus.html
- CUDA@MIT '09
 - http://sites.google.com/site/cudaiap2009/materials-1/lectures
- Great Memory Latency Study:
 - "LU, QR and Cholesky Factorizations using Vector Capabilities of GPUs" by Vasily & Demmel
- Book of advanced examples:
 - "GPU Gems 3" Edited by Hubert Nguyen
- CUDA SDK
 - Tons of source code examples available for download from NVIDIA's website