CS 354 - Machine Organization & Programming Thursday, October 19, 2017

Midterm Exam - Thursday October 26th, 7:15 - 9:15 pm

- Lec 1 (1 PM): room 6210 of Social Sciences
- Lec 2 (11 AM): room B10 of Ingraham Hall
- ◆ UW ID required
- closed book, no notes, no calculators
- see "Exam Information and Policies" on course site

Project p3 (6%): DUE at 10 pm on Wednesday, November 1st **Homework hw4 (1.5%):** DUE at 10 pm on Tuesday, October 24th

Last Time

Locality
Memory Hierarchy
Cache Basic Idea
Designing a Cache - Blocks
Designing a Cache - Sets and Tags
Designing a Cache - Lines
Basic Cache Operation

Today

Basic Cache Practice Improving Direct Mapped Cache Set Associative Cache Replacement Policies Fully Associative Cache

Next Time

Cache Performance and Coding Considerations

Read: B&O 6.4.3 - 6.4.7, 6.5 - 6.7

Basic Cache Practice

32-bit Address Layout

24

t bits

16

8

s bits

0

b bits

bit 31

You are given the following 32-bit address layout used by a cache:

→ How big are the blocks (bytes)?

$$B = 2^b = 64$$
 bytes

→ How many sets?

$$5 = 2^{s} = 2^{13} = 2^{3} k = 8k$$

→ If each set has one line, how big is the cache?

$$5 \times B = 2^{13} \times 2^6 = 2^{19} = \frac{1}{2}M = 512 k$$

You are given the following specific address used in this cache: 0x07515E2B

→ Which word is accessed in its block (base 10)? Which byte in this word (base 10)? word to

byte 3

→ What is its set number (base 10)?

→ For each cache line partially shown below, does the address produce a hit or miss?


- 1.) 1 0×0750 (block of bytes not shown) Miss
- 2.) 1 0x00EA (block of bytes not shown) Hit
- 3.) 0 0x00EA (block of bytes not shown) Miss, line is invalid

Improving Direct Mapped Cache

Direct Mapped Cache

is a cache where each memory block maps to one set and each cache set has exactly one line.

- + no need to search to find if desired is cached
- + simple circuitry is required to match the tag



→ What happens when two different memory blocks map to the same set?

conflict miss - a blocks collide when mapping the same set

→ Improvements?


enable a set to store more blocks by adding more lines each set.

Set Associative Cache

Set Associative Cache

is a cache where each block maps to one set and each set has two or more lines

- + reduces conflict misses
- more complicated circuitry is needed to match tags



let E be the number of lines per set which is considered the associativity of the cache.

E=4: 4-way set associative cache

E=1: directed mapped cache


Operation

- 1. set extraction
- 2. line matching but all tags are checked at the same time
- 3. if hit, word extraction

C = (S, E, B, m)

characterizes a cache design Let C be the cache design C size is S * B * E

 \rightarrow How big is a cache given (1024, 4, 32, 32)?



Replacement Policies

Assume the following sequence of memory blocks

are fetched into the same set of a 4-way associative cache:

b1, b2, b3, b1, b3, b4, b4, b7, b1, b8, b4, b9, b1, b9, b9, b2, b8, b1

1. Random Replacement

by 61 p8 p2 by 81 p8 p4

69

→ Which of the following would be possible outcomes after the sequence finishes? Note cache lines are listed left to right instead of top to bottom.

```
b9 b1 b8 b2 Yes
b1 b2 -- b8 Empty lines are used before replacing
b1 b4 b7 b3 OYO
b1 b2 b8 b1 Duplicates won't occur rather it would result in a hit
```

2. <u>Least Recently Used</u> (LRU)

Need to track when a line was last used Done by using a LRU queue: move most recent to queue's front

→ Which blocks will remain in the cache after the sequence finishes?

b1 b8 b2 b9

3. <u>Least Frequently Used</u> (LFU)

Need to track how often each line is used Use a counter that is incremented on each use of a line

→ What is the outcome after the sequence finishes?

1489


* Exploiting replacement policies to improve code performance isn't easy so programmers don't

Fully Associative Cache


Fully Associative Cache

is a cache having only one set!
so that blocks can be stored
anywhere in the cache (in any line)

- must search entire cache to determine if desired block is cached.
- expensive and complicated circuitry required to do line matching



→ What is the address layout if blocks are 32 bytes?



ightarrow How many lines should a fully associative cache have?

First determine the cache size Then block size and compute C/B=E

➤ Why isn't it possible for E > C/B?

OYO

★ appropriate only for small caches (Fast)

Writing to a Cache

Write Hits writing to a block that is in the cache

- → When should a block in lower cache levels/main memory be updated to reflect writes? Since the same memory block can be copied in multiple cache levels, keeping the data consistent is a concern.
 - 1. Write Through update lower levels immediately
 - + simple
 - slow if you must wait for lower levels to update
 - more bus traffic
 - 2. Write Back Update only when the changed line is a victim
 - less simple, must track if blocks are changed. Dirty bit 0 means unchanged, 1 means changed.
 - + Faster
 - + Less bus traffic

Write Misses writing to a block isn't in the cache

- → Should we allocate space in this cache for the block that has a write miss?
 - 1. No Write Allocate bypass the cache and write directly to next lower level
 - + less bus traffic, only the writes are transferred to the next level
 - 2. Write Allocate load block into cache then write
 - more bus traffic

Typical Designs

- 1. Write through paired with no write allocate
- 2. Write back paired with write allocate
- → Which best exploits locality? 2