# CS 354 - Machine Organization & Programming Tuesday, October 31, 2017

Project p3 (6%): DUE at 10 pm TOMORROW, Wednesday, November 1st

Project p4 (6%): DUE at 10 pm on Wednesday, November 15th

Homework hw5 (1.5%): Assigned tomorrow

#### **Last Time**

Exam Mechanics Project p3 and gdb Assembly Language Intro

#### **Today**

Low-level Data Registers Instructions - MOV, PUSH, POP Operand Specifiers Operands Practice Operand/Instruction Caveats

#### **Next Time**

Midterm Exams Returned More IA-32 Instructions **Read:** B&O 3.5, 3.6

#### **Low-Level View of Data**

#### Instruction Set Architecture ISA

Specifies format and behavior of machine-level programming.

x86 (AKA IA-32) x64 (AKA x86-64, NOT IA-64)

address/data 32 bit 64 bti

address space  $2^{32} = 4GB$   $2^{64} = 16EB$ 

max mem today: 2<sup>48</sup>

#### C's View

vars with specific types that can be complex composites built from arrays and structs

#### Machine's View

Memory is a large byte array no distinction in memory for data types, pointers, etc. Asm instructions determine how big? How many bytes of data? What type? How to interpret the bits?

#### **Assembly Data Formats**

С	IA-32	Assembly Suffix	Size in bytes
char	byte	Ь	1
short	word	W	2 NOTE: word isn't 4 bytes as we assumed
int	double word	L	4> We assumed
long int	double word	L	4
char*	double word	L	4
float	single precision	S	4
double	double prec	L	8 Quad word
long double	extended prec	t	8 Quad word 10, typically 12 bytes

## **Registers**

What? Registers are: Fastest memory, which stores address and data that can be directly accessed by the ALU

### **General Registers**

Pre-named locations that can store upto 32 bit values

bit	31	15	8	7	1
%eax	accumulator	%ax	%ah	%al	
%ecx	count	%CX	%ch	%cl	
%edx	data	%dx	% <b>dh</b>	%dl	
%ebx	base	%bx	%bh	%bl	
%esi	Source Index	%si			
%edi	Destination Index	%di			
%esp	* Stack Pointer	%sp			
%ebp	* Stack Base Pointer	%bp			

Program Counter %eip Extended Instruction Pointer

It stores the address of the next instruction to be executed

## **Condition Code Registers**

Store the status of the last ALU instruction Used for conditioned changes in the program flow

## Instructions - MOV, PUSH, POP

What? Instructions to copy data from one location to another

Why? Enables info to be moved around in registers and memory.

#### How?

instruction class opearation MOV S,D  $\longrightarrow$  S movb, movw, movl

MOVS S,D  $\longrightarrow$  Sign extended S

movsbw, movsbl, movswl

MOVZ S,D movzbw, movzbl, movzwl

pushl S  $R[\%esp] \leftarrow R[\%esp] - 4$ 

M[R[%esp]] <-- S

R[%esp] <-- R[%esp] + 4

description

move s value to d destination s and d are the same size

moves smaller s to d and fills d by copying most significant bit of s

Fills d with zeros

push s onto stack

pop top of stack to D

#### **Practice with Data Formats**

→ What data format suffix should replace the \_ given the registers used?

1.  $mov \underline{\ell}$  %eax, %esp

2.  $mov \underline{\mathbf{W}}$  (%eax), %dx

3. mov $\underline{b}$  \$0xFF, %bl

4. mov $\underline{\boldsymbol{b}}$  (%esp, %edx, 4), %dh

5. push  $\ell $0$ xFF

6.  $mov\underline{W}$  %dx, (%eax)

7. pop<u>l</u> %edi

L double word 4 32

## **Operand Specifiers**

## What? Operand specifiers are:

- S source specifies value to be used by an instruction
- D destination specifies the location where the result is to be stored

## Why?

Enables intructions to access constants (s only), registers and memory locations.

#### How?

Immediate		alue that's a constant
\$Imm	Imm im	m in C's format for constants
Register		alue that's in a register
<mark>6</mark> Е <sub>а</sub>	R[E <sub>a</sub> ]	
Memory specifies an operand value		alue that's
- Imm	operand value M[ <i>lmm</i> ]	addressing mode absolute
(E <sub>a</sub> )	$M[R[E_a]]$	indirect
$Imm(E_b)$	$M[Imm+R[E_b]]$	base + offset
$(E_b, E_i)$	$M[R[E_b]+R[E_i]]$	indexed
$Imm(E_b,E_i)$	$M[Imm+R[E_b]+R[E_i]$	] index + offset
$(,E_{i},s)$ $(E_{b},E_{i},s)$ $Imm(,E_{i},s)$ $Imm(E_{b},E_{i},s)$	$M[R[E_i]^*s]$ $M[R[E_b]+R[E_i]^*s]$ $M[Imm+R[E_i]^*s]$ $M[Imm+R[E_b]+R[E_i]$	scaled indexed *s]
	\$Imm  Register $E_a$ Memory  Imm $E_a$ $E_b$	operand value $lmm$ im  Register specifies an operand value $R[E_a]$ Memory specifies an operand value $R[E_a]$ Memory operand value $M[Imm]$ $E_a$ $M[Imm]$ $E_a$ $M[Imm]$ $E_a$ $M[Imm]$ $E_a$ $M[Imm]$ $E_b$ $M[Imm]$

s scale factor which is 1, 2, 4, 8

## **Operands Practice**

## Given:

Address	Value	Register	Value
0x100	0x FF	%eax	0x 104
0x104	0x <i>A</i> A	%ecx	0x 1
0x108	0x 11	%edx	0x 4
0x10C	0x 22		
0x110	0x 33		

→ What is the value being accessed? (Complete the information below.)

1	Operand (%eax)	Value 0xAA	Type/Mode Effective  Mem/Indirect 0x104	ve Address
	%edx	0x4	Reg	
3.	0x108	11	Mem/Absolute 0x108	3
4.	\$0x108	0x108	IMM	
5.	-4(%eax)	0xFF	Mem/Base+Offset 0:	×100
6.	(%eax,%edx,2)	0x22	Mem/Scaled Index 0x	k10C
7.	0xF8(,%ecx,8)	0x22	Mem/SI 0x	x10C
8.	259(%ecx,%edx)	0x11	Mem/Indexed+Offset	0x108
9.	4(%eax,%edx,2)		Mem/SI	

## Note:

## **Operand/Instruction Caveats**

#### **Missing Combination?**

- → Identify each source and destination operand combination.
  - 1. movl \$0xABCD, %ecx immediate to register
  - 2. movb \$11, (%ebp) immediate to memory
  - 3. movb %ah, %dl register to register
  - 4. movl %eax, -12(%esp) register to memory
  - 5. movb (%ebx, %ecx, 2), %al memory to register
- → What combination is missing?

No memory to memory instead you must do {memory to register} and then {register to memory}

#### **Instruction Oops!**

- → What is wrong with each instruction below?
  - 1. mov | %bl, (%ebp) Source opperand is incorrect size
  - 2. movl %ebx, \$0xA1FF cannot have an imm type for D
  - 3. movw %dx, %eax dest operand is wrong size
  - 4. movb \$0x11, (%ax) Mem type must use 32 bit registers
  - 5. movb %si, -12(%esp) Source operand is incorrect size
  - 6. movw (%eax), (%ebx, %esi) No mem to mem combination
  - 7. movb %sh, %bl no register named sh