LED Demo

You will learn how to use GPIO as the output by this demo. You can write code to control the eight LEDs LED1 (D1) ~ LED8 (D8) on the board to blink one by one.



Figure 1 Mini-Star Development Board (GW1NSR-LV4CQN48P) and Extension

This demo introduction includes four parts:

- 1. GPIO Introduction
- 2. Hardware Design
- 3. Software Design
- 4. Download and Verification

GPIO Introduction

Gowin GW1NSR-LV4CQN48P is used as the platform in this demo. From <u>DS861</u>, <u>GW1NSR series of FPGA Products Datasheet</u>, you can learn the GPIO module and know there is a Cortex-M3 RISC embedded in this chip. The key to this demo is how to control the GPIO as the output. The design information listed below is excerpted from the datasheet.

The SoC microprocessor system communicates with the GPIO block through the AHB bus. The GIPO block interconnects with the FPGA. GPIO provides a 16 bits I/O interface with the following properties:

- Programmable interrupt generation capability. You can configure each bit of the I/O pins to generate interrupts;
- Bit masking support using address values;
- Registers for alternate function switching with pin multiplexing support;
- Thread safe operation by providing separate set and clear addresses for control registers.

The GPIO register is as shown in Table 3-21. The GPIO base address is 0x40010000.

The following table lists GPIO registers.

Table 3-21 GPIO Register↓ Base Data Reset Name Type ∉ Description₽ Offset∉ Width∉ Value₽ Read/ DATA₽ 0x0000₽ 16₽ 0x----₽ Data value [15:0]₽ Write₽ Read/ ■DATAOUT« 16₽ 0x00044 0x000040 Data output register value [15:0]₽ Write₽ Write 1: Set the output enable bit. Write 0: No effect.√ Read/ 0x0010₽ OUTENSET 16₽ 0x0000₽0 Read 1: Indicates the signal Write∉ direction as output.⊌ Read 0: Indicates the signal direction as input.₽ Read/ 0x0014₽ OUTENCLR₽ 16₽ 0x0000₽ Output enable clear [15:0]₽ Write₽ Alternative function set [15:0]↩ Write 1: Sets the ALTFUNC bit. ₽ Read/ ALTFUNCSET₽ 0x001842 16₽ 0x0000₽ Write₽ Read 0: GPIO as I/O+ Read 1: ALTFUNC Function₽ Read/ ALTFUNCCLR₽ 0x001C 16₽ 0x0000₽ Alternative function clear [15:0]₽ Write₽ Interrupt enable set [15:0]↓ Write 1: Sets the enable bit.↓ Read/ Write 0: No effect.⊌ INTENSET 0x002042 16 0x0000₽ Write₽ Read 0: Interrupt disabled. Read 1: Interrupt enabled.₽ Interrupt enable clear [15:0] Write 1: Clear the enable bit.↓ Read/ 16₽ 0x0024₽ Write 0: No effect. ₽ INTENCLR₽ 0x0000₽ Write₽ Read 1: Interrupt enabled.₽ Read/ INTTYPESET₽ 0x002842 16₽ 0x0000₽ Interrupt type set [15:0]₽ Write₽ Read/ INTTYPECLR₽ 0x002C42 16₽ 0x000042 Interrupt type clear [15:0]₽ Write₽ Read/ Polarity-level, edge interrupt INTPOLSET₽ 0x003042 0x0000₽ Write₽ request configuration [15:0]₽ Polarity-level, edge Read/ interrupt INTPOLCLR₽ 0x0034₽ 16₽ 0x0000₽ Write₽ request configuration [15:0]₽ Read interrupt status register-INTSTATUS/₽ Read/ 0x0038₽ 16₽ 0x000040 Write 1: Clear the interrupt **INTCLEAR**₽ Write₽ request₽

Note!

For the details, you can see 3.11.10 GPIO in <u>DS861, GW1NSR series of FPGA Products</u> Datasheet.

Hardware Design




Figure 2 LED Schematic

Figure 3 LED Signal Pins




Figure 4 FPGA Pins

In Figure 2, one end of the LED is connected to the power supply via a current-limiting resistor, and the other end is connected to the pin in Figure 3 (low level, on; high level, off). Use DuPont wire to connect the LED1~LED8 signals to the FPGA pins such as pins 48~35 in Figure 4 (you can also choose other pins). The connection is as shown in Figure 5.

The project is defaulted to run the LEDs in order using the following pins:

LED1=pin35, LED2=pin33, LED3=pin32, LED4=pin40, LED5=pin42, LED6=pin44, LED7=46, LED8=pin48




Figure 5 Connection of LED and FPGA

Software Design

The software design includes two parts: FPGA internal hardware logic and Cotex-M3 software control code, and you can refer to IPUG930, Gowin EMPU (GW1NS-4C) Quick Design Reference Manual.

FPGA Internal Logic Design

Software: Gowin_V1.9.7.02Beta and above. The reference template is the fpga_led folder as shown in Figure 6.




Figure 6 FPGA Example Folder

Use Gowin Software to open fpga_led.gprj as shown in Figure 7.




Figure 7 Project View

Click top.v and the interface is as shown in Figure 8; the embedded Cotex-M3 core provides a 16-bit GPIO interface.

```
fpga_led - [D:\gaoyunfpgademo\m3demo1\led_run...
                                                   3 Emodule top(
4 inout [15:0] gpio_io,
5
                                                            input reset n
 Verilog Files
                                                   6
                                                      );
     src\gowin_empu\gowin_empu.v
                                                   7
                                                   8
     src\gowin_osc\gowin_osc.v
                                                      wire m3 clk;
     src\top.v
                                                  10
   Physical Constraints Files
                                                           Gowin OSC U Gowin OSC (
                                                  11 🗇
  src\top.cst
                                                  12
                                                                .oscout (m3_clk),
                                                  13
                                                                 .oscen
                                                                           (1)
                                                  14
                                                  15
                                                  16
                                                  17
                                                           Gowin EMPU_Top your_instance_name(
                                                  18 F
                                                  19
                                                                .sys clk (m3 clk), //input sys_clk
.gpio (gpio_io), //inout [15:0] gpio
.reset_n (reset_n) //input reset_n
                                                  20
                                                  21
                                                  22
                                                  23
                                                  24
                                                  25
                                                      endmodule
```

Figure 8 FPGA Top Code

Click "Process" in Figure 9 and then select "FloorPlanner"to open I/O constraints as shown in Figure 10.




Figure 9 Process View

Click steps 1-5 in turn on the interface in Figure 10 to set the FPGA pin number and power supply voltage of LED according to the connection in Figure 3 and Figure 4, and save the settings when finished.




Figure 10 I/O Constraints

Then click "Synthesize" and "Place & Route" in Figure 11 to generate the logic file.




Figure 11 Synthesize and Place & Route




Figure 12 Logic File Directory

Cotex-M3 Software Control Design

Software: ARM Keil MDK V5.26 and above. The reference template is the Keil_led folder as shown in Figure 13.



Figure 13 Keil Project Folder

Open led.uvprojx in the PROJECT folder as shown in Figure 14.




Figure 14 Keil Example Project

Set GPIO-> OUTENSET register to realize the output function.

```
GPIOO->OUTENSET = Oxffffffff;
```

Set GPIO-> DATAOUT register to implement LED blinking one by one.

```
while(1)
{
    s = 0xff;
    GPIOO->DATAOUT = s;
    Delay(833300);

    for(i=0;i<8;i++)
    {
        s=s<<1;
        GPIOO->DATAOUT = s;
        Delay(833300);
    }
}
```

After bulid, the download file led.bin is generated as shown in Figure 15.




Figure 15 led.bin Directory

Download and Verification

Use Gowin Software to download as shown in Figure 16. The FPGA hardware platform file is fpga_led.fs, and the Cotex-M3 software file is led.bin, so be careful to choose the correct file path and bulid file.




Figure 16 Download Interface




Figure 17 Demo Running