UART TX RX Demo

You will learn UART and its interrupt programming by this demo. In order not to add new peripherals, use UART TX RX to control the times of LED on/off. As shown in Figure 1, short-circuit UART TX RX pins, and control the times of LED1 on/off according to the RX data.




Figure 1 Mini-Star Development Board (GW1NSR-LV4CQN48P) and Extension

This demo includes four parts:

- 1. UART Introduction
- 2. Hardware Design
- 3. Software Design
- 4. Download and Verification

UART Introduction

Gowin GW1NSR-LV4CQN48P is used as the platform in this demo. From <u>DS861</u>, <u>GW1NSR series of FPGA Products Datasheet</u>, you can learn the UART module.

The SoC embedded with microprocessor system contains two UARTs: UART0 and UART1. These can be accessed and controlled through APB1 bus. The max. baud rate supported is 921.6Kbits/s. UART0 and UART1 support 8 bits communication without parity and one stop bit. APB UART Buffering diagram is as shown in Figure 2.




Figure 2 APB UART Buffering

As shown in Figure 2, UART transmits and receives data to/from CPU through the buffers, and the baud rate is related to the APB. Figure 3 lists UART registers.

		•		•			
•Name₽	Base Offset∉	Type₽	Data Width∂	Reset Value∉	Description₽		
•DATA ₽	0x000€	Read/ Write₽	8₽	0x√	8 bits data. Read: Received data. Write: Transmit data.√		
∙STATE₽	0x004₽	Read/ Write₽	4€	0x0¢	[3]: RX buffer overrun, write 1 to clear. \cdot [2]: TX buffer overrun, write 1 to clear. \cdot [1]: RX buffer full, read-only. \cdot [0]: TX buffer full, read-only. \cdot [0]: TX buffer full, read-only. \cdot		
•CTRL₽	0x008₽	Read/ Write	7∻	0x00₽	[6]: High-speed test mode for TX only.4 [5]: RX overrun interrupt enable.4 [4]: TX overrun interrupt enable.4 [3]: RX interrupt enable.4 [2]: TX interrupt enable.4 [1]: RX enable.4 [0]: TX enable.4 [3]: RX overrun interrupt, write 1 to clear.4 [2]: TX overrun interrupt, write 1 to clear.4 [1]: RX interrupt, write 1 to clear.4 [0]: TX interrupt, write 1 to clear.4 [0]: TX interrupt, write 1 to clear.4		
•INTSTATUS⊬ /INTCLEAR₽	0x00C₽	Read/ Write₽	4₽	0x04 ²			
■BAUDDIV₽	0x010₽	Read/ Write₽	20₽	0x00000₽	[19:0]: Baud rate divider. The minimum number is 16.₽		

Figure 3 UART Registers

To program UART, the first step is to configure UART registers, and also to configure the nested vector interrupt controller (NVIC). For the NVIC details, you can see 3.11.4 section of DS861, GW1NSR series of FPGA Products Datasheet.

The register configuration is defined in gw1ns4c_uart.h in the library file directory, and the definition is as shown below:

Note!

For the details, you can see DS861, GW1NSR series of FPGA Products Datasheet.

Hardware Design

This demo can be modified on the basis of the LED project. LED is on in LOW and off in HIGH. In this demo, short-circuit UART TX RX pins and use an LED as the display to test. Therefore, only **LED1 needs to be connected to the corresponding FPGA** port.




Figure 4 Connection

Software Design

The software design includes two parts: FPGA internal hardware logic and Cotex-M3 software control code, which can be modified on the basis of the LED project.

FPGA Internal Logic Design

You need to modify the HDL to add UART module to the IP.

Step 1: Add UART module to the IP

Click "IP Core Generator" to open the gowin_empu.ipc file in the FPGA project folder as shown in Figure 5.



Figure 5 IP Core Generator Icon




Figure 6 Gowin EMPU Configuration Interface

Double-click on the UART and select UART0 as shown in Figure 6. Click "OK" to generate a new core configuration file, and add it to the project file.




Figure 7 Select Enable UART0

Step 2: Modify top file

Add UART TX RX pins to the top, and connect UART signals generated by the core to the interface signals defined by the top, as shown in Figure 8. Click "Synthesize" to synthesize the file.

```
3 □module top(
        inout [15:0] gpio_io,
4 5 6 7 8 9 0 1 2
        input reset_n,
               uart0 rxd,
        input
        output uart0 txd
   wire m3_clk;
3 □
        Gowin OSC U Gowin OSC (
            .oscout (m3_clk),
.oscen (1)
4
5
6
7
8
9
0 早
        Gowin_EMPU_Top your_instance_name(
1 2 3 4 5 6 7 8
             .sys_clk (m3_clk), //input sys_clk
                    (gpio_io), //inout [15:0] gpio
             reset n (reset n), //input reset n
            .uart0_rxd(uart0_rxd),
                                             //input uart0 rxd
             .uart0 txd(uart0 txd)
                                              //output uart0 txd
   endmodule
```

Figure 8 Top Module

Step 3: Define UART pin

Double-click on "FloorPlanner" to define the pins. The pin definition is shown in Figure 9.

	Port	Direction	Diff Pair	Location	Bank	Exclusive	IO Type
1	gpio_io[0]	inout		40	1	False	LVCMO533
2	gpio_io[10]	inout		drag or ty		False	LVCMOS18
3	gpio_io[11]	inout		drag or ty		False	LVCMOS18
4	gpio_io[12]	inout		drag or ty		False	LVCMOS18
5	gpio_io[13]	inout		drag or ty		False	LVCMOS18
6	gpio_io[14]	inout		drag or ty		False	LVCMOS18
7	gpio_io[15]	inout		drag or ty		False	LVCMOS18
8	gpio_io[1]	inout		42	1	False	LVCMO533
9	gpio_io[2]	inout		44	1	False	LVCMO533
10	gpio_io[3]	inout		46	1	False	LVCMO533
11	gpio_io[4]	inout		30	2	False	LVCMO533
12	gpio_io[5]	inout		32	2	False	LVCMOS33
13	gpio_io[6]	inout		35	2	False	LVCMO533
14	gpio_io[7]	inout		33	2	False	LVCMO533
15	gpio_io[8]	inout		drag or ty		False	LVCMOS18
16	gpio_io[9]	inout		drag or ty		False	LVCMOS18
17	reset_n	input		20	3	False	LVCMOS18
18	uart0_rxd	input		45	1	False	LVCMO533
19	uart0_txd	output		43	1	False	LVCMO533

Figure 9 FPGA Pin Configuration

Then click Place & Route to generate the logic file fpga_led.fs.

Cotex-M3 Software Control Design

You can modify this design on the basis of the LED project. Open Led.uvprojx in the Keil_led\PROJECT folder.

1. Group interrupt

NVIC_PriorityGroupConfig(NVIC_PriorityGroup_3);

2. Set GPIO0[0] to output to drive LED.

```
//Initializes GPIO
void GPIOInit(void)

{
    GPIO_InitTypeDef GPIO_InitType;

    GPIO_InitType.GPIO_Pin = GPIO_Pin_0;
    GPIO_InitType.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitType.GPIO_Int = GPIO_Int_Disable;

    GPIO_Init(GPIO0,&GPIO_InitType);

    GPIO_SetBit(GPIO0,GPIO_Pin_0);
}
```

3. Set UART registers

```
//uart0
UART_InitStruct.UART_Mode.UARTMode_Tx = ENABLE;
UART_InitStruct.UART_Mode.UARTMode_Rx = ENABLE;
UART_InitStruct.UART_Int.UARTINt_Tx = DISABLE;
UART_InitStruct.UART_Int.UARTINT_Rx = ENABLE;//Enable_UARTO_RX_interrupt_register
UART_InitStruct.UART_Ovr.UARTOvr_Tx = DISABLE;
UART_InitStruct.UART_Ovr.UARTOvr_Rx = DISABLE;
UART_InitStruct.UART_Hstm = DISABLE;
UART_InitStruct.UART_BaudRate = 115200;//Baud_Rate
UART_Init(UARTO,&UART_InitStruct);
```

4. Set UART0 interrupts

```
//NVIC: Enable UARTO interrupt handler
InitTypeDef_NVIC.NVIC_IRQChannel = UARTO_IRQn;
InitTypeDef_NVIC.NVIC_IRQChannelPreemptionPriority = 1;
InitTypeDef_NVIC.NVIC_IRQChannelSubPriority = 1;
InitTypeDef_NVIC.NVIC_IRQChannelCmd = ENABLE;
NVIC Init(&InitTypeDef_NVIC);
```

5. Program interrupt, and the library function is in the gw1ns4c_it.c.

```
else if (num == '3')
10 void UARTO Handler (void)
11 ⊟ {
                                                            for (int i = 0; i < 3; i++)
12
13
        char num = '0';
                                                              GPIO ResetBit(GPIO0,GPIO_Pin_0);
14
                                                              delay ms (500);
15
      if(UART_GetRxIRQStatus(UART0) == SET)
                                                              GPIO SetBit (GPIO0, GPIO Pin 0);
16
                                                              delay_ms(500);
        num = UART ReceiveChar(UARTO);
17
18
        if(num == '1')
19
                                                          else if(num == '4')
20 =
21
          GPIO_ResetBit(GPIO0,GPIO_Pin_0);
                                                            for (int i = 0; i < 4; i++)
22
          delay ms (500);
                                                             GPIO_ResetBit(GPIO0,GPIO_Pin_0);
23
           GPIO SetBit (GPIO0, GPIO Pin 0);
                                                              delay_ms(500);
24
          delay_ms(500);
                                                              GPIO_SetBit(GPIO0, GPIO_Pin_0);
25
                                                             delay_ms(500);
26
        else if (num == '2')
27
28 🖨
           for(int i = 0; i < 2; i++)
29
30 🖹
                                                            GPIO ResetBit (GPIO0, GPIO Pin 0);
             GPIO ResetBit(GPIO0,GPIO_Pin_0);
31
32
             delay ms (500);
             GPIO SetBit (GPIO0, GPIO Pin 0);
33
34
             delay_ms(500);
                                                        UART ClearRxIRQ(UARTO);
35
```

6. In the main design, add init function and set UART_sendchar to 4.

```
int main(void)

{
    //char i;

    SystemInit();
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_3);
    GPIOInit();
    UartOInit();


UART_SendChar(UARTO, '4');


while(1)
;
}
```

7. After bulid, the download file led.bin is generated.

Download and Verification

Use Gowin Software to download, and the demo running is as shown in Figure 10. The FPGA hardware platform file is fpga_led.fs, and the Cotex-M3 software file is led.bin, so be careful to choose the correct file path and bulid file.





LED ON

LED OFF

Figure 10 Demo Running