

Project Design

The design includes the following parts.

1. Square wave output
2. Key input
3. OLED display

FPGA drives the square wave generation, and the MCU drives the key and OLED, and the two communicate directly through the AHB bus.

Flow: OLED displays the frequency and performs key operation when a key operation is monitored, and sends the set frequency to the FPGA through AHB bus.

MCU Program Design

Here the address 0xA0000000 is used to store the frequency to be sent to the FPGA (the data is the accumulated value converted according to the 32-bit overflow and the 27MHz clock).

1. Judge the state of the three keys. When the key is pressed, it will first de-jitter and then wait for the key to be stable. The functions includes: move the cursor, decrease the value of the frequency where the cursor is located, and increase the value of the frequency where the cursor is located.
2. Write the converted frequency to the 0xA0000000 address (frequency*2³²/27000000).
3. Modify the display on the screen

- ```
1. uint32_t freq = 0; //frequency
2. uint8_t place = 0; //select
3.
4. SystemInit();
5. GPIOInit();
6.
```

```

7. OLED_Init(); //initialize OLED
8. OLED_Clear();
9.
10. while(1)
11. {
12. if((GPIO_ReadBits(GPIO0)&GPIO_Pin_2) == 0)
13. {
14. delay_ms(20);
15. while((GPIO_ReadBits(GPIO0)&GPIO_Pin_2) == 0){}
16.
17. freq += reduce_freq[place];
18.
19. }
20. if((GPIO_ReadBits(GPIO0)&GPIO_Pin_3) == 0)
21. {
22. delay_ms(20);
23. while((GPIO_ReadBits(GPIO0)&GPIO_Pin_3) == 0){}
24. if(freq > reduce_freq[place])
25. freq -= reduce_freq[place];
26. else
27. freq = 0;
28.
29. }
30. if((GPIO_ReadBits(GPIO0)&GPIO_Pin_4) == 0)
31. {
32. delay_ms(20);
33. while((GPIO_ReadBits(GPIO0)&GPIO_Pin_4) == 0);
34.
35. place++;
36. if(place > 7)
37. place = 0;
38. }
39.
40. *((uint32_t *)0xA0000000) = freq*159.0728628148148148; // set the
 frequency to fpga
41.

```

```

42. {
43. OLED_ShowChar(16+8*0, 3, '0'+freq/1000000%10, place==7?1:0);
44. OLED_ShowChar(16+8*1, 3, '0'+freq/100000%10, place==6?1:0);
45. OLED_ShowChar(16+8*2, 3, ',',0);
46. OLED_ShowChar(16+8*3, 3, '0'+freq/100000%10, place==5?1:0);
47. OLED_ShowChar(16+8*4, 3, '0'+freq/10000%10, place==4?1:0);
48. OLED_ShowChar(16+8*5, 3, '0'+freq/1000%10, place==3?1:0);
49. OLED_ShowChar(16+8*6, 3, ',',0);
50. OLED_ShowChar(16+8*7, 3, '0'+freq/100%10, place==2?1:0);
51. OLED_ShowChar(16+8*8, 3, '0'+freq/10%10, place==1?1:0);
52. OLED_ShowChar(16+8*9, 3, '0'+freq/1%10, place==0?1:0);
53. OLED_ShowChar(16+8*10, 3, 'H',0);
54. OLED_ShowChar(16+8*11, 3, 'z',0);
55. }
56. }

```

## FPGA Program Design

It includes top, hardcore, AHB parsing, and square wave generation.

Top: instantiate each module.

Hardcore: use gpio and AHB2 Master, and the ip cores are very easy to configure via software.

AHB parsing: At position 0 of AHB, a 32 bit reg\_freq register used to receive the frequency of the square wave sent from MCU.

```

1. `timescale 100 ps/100 ps
2.
3. module Gowin_AHB_Multiple
4. (
5. output [31:0] freq,
6. output wire [31:0] AHB_HRDATA,
7. output wire AHB_HREADY,
8. output wire [1:0] AHB_HRESP,
9. input wire [1:0] AHB_HTRANS,
10. input wire [2:0] AHB_Hburst,
11. input wire [3:0] AHB_HPROT,

```

```

12. input wire [2:0] AHB_HSIZE,
13. input wire AHB_HWRITE,
14. input wire AHB_HMASTLOCK,
15. input wire [3:0] AHB_HMASTER,
16. input wire [31:0] AHB_HADDR,
17. input wire [31:0] AHB_HWDATA,
18. input wire AHB_HSEL,
19. input wire AHB_HCLK,
20. input wire AHB_HRESETn
21.);
22.
23. //The AHB BUS is always ready
24. assign AHB_HREADY = 1'b1; //ready signal, slave to MCU master
25. //Response OKAY
26. assign AHB_HRESP = 2'b0; //response signal, slave to MCU master
27.
28. //Define Reg for AHB BUS
29. reg [31:0] ahb_address;
30. reg ahb_control;
31. reg ahb_sel;
32. reg ahb_htrans;
33.
34. always @(posedge AHB_HCLK or negedge AHB_HRESETn)
35. begin
36. if(~AHB_HRESETn)
37. begin
38. ahb_address <= 32'b0;
39. ahb_control <= 1'b0;
40. ahb_sel <= 1'b0;
41. ahb_htrans <= 1'b0;
42. end
43. else //Select The AHB Device
44. begin //Get the Address of reg
45. ahb_address <= AHB_HADDR;
46. ahb_control <= AHB_HWRITE;
47. ahb_sel <= AHB_HSEL;

```

```

48. ahb_htrans <= AHB_HTRANS[1];
49. end
50. end
51.
52. wire write_enable = ahb_htrans & ahb_control & ahb_sel;
53. wire read_enable = ahb_htrans & (!ahb_control) & ahb_sel;
54.
55. //The register of Multiple AHB bus
56. reg [32:0] reg_freq;
57.
58. //write data to AHB bus
59. always @(posedge AHB_HCLK or negedge AHB_HRESETn)
60. begin
61. if(~AHB_HRESETn)
62. begin
63. reg_freq <= 32'b0;
64. end
65. else if(write_enable)
66. begin
67. case (ahb_address[15:0])
68. 16'h0000: reg_freq <= AHB_HWDATA[31:0];
69. endcase
70. end
71. end
72.
73. //register address
74. reg [31:0] ahb_rdata;
75.
76. always @(*)
77. begin
78. if(read_enable) //read cmd
79. begin
80. case (ahb_address[15:0])
81. 32'h0000: ahb_rdata = reg_freq;
82. default: ahb_rdata = 32'hFFFFFFFF;
83. endcase

```

```

84. end
85. else
86. begin
87. ahb_rdata = 32'hFFFFFFFF;
88. end
89. end
90.
91. assign AHB_HRDATA = ahb_rdata;
92.
93. assign freq = reg_freq;
94.
95. Endmodule
96.

```

Square wave generation: 32-bit accumulator, by modifying the size of the single accumulation to control the period of the waveform.

```

1. module wave (
2. input sys_clk,
3. input reset_n,
4. input [31:0] freq,
5. output wave_out
6.);
7.
8. reg [31:0] phase_acc;
9. always @(posedge sys_clk) phase_acc <= phase_acc + freq;
10. wire [31:0] phase = phase_acc;
11. assign wave_out = phase[31];
12.
13. endmodule

```

## Resource Utilization

MCU:

|  |
|--|
|  |
|--|

|  |
|--|
|  |
|--|

1. =====

2.

3.

4.       Code (inc. data)   RO Data    RW Data    ZI Data       debug

5.

6.       2880           142           2324           16           1632           38415   Grand

Totals

7.       2880           142           2324           16           1632           38415   ELF Image

Totals

8.       2880           142           2324           16           0           0   ROM Totals

9.

10. =====

==

11.

12.       Total RO   Size (Code + RO Data)                   5204 (   5.08kB)

13.       Total RW   Size (RW Data + ZI Data)               1648 (   1.61kB)

14.       Total ROM Size (Code + RO Data + RW Data)       5220 (   5.10kB)

15.

16. =====

==

17.