External Interrupt Demo

You will learn how to use GPIO as external interrupt and output, and how to program the KEY1 as an external interrupt to control the LED on and off by this demo. As in Figure 1, the KEY1 on the extension board controls one LED on and off.



Figure 1 Mini-Star Development Board (GW1NSR-LV4CQN48P) and Extension

This demo includes four parts:

- 1. Interrupt Introduction
- 2. Hardware Design
- 3. Software Design
- 4. Download and Verification

Interrupt Introduction

Gowin GW1NSR-LV4CQN48P is used as the platform in this demo. From <u>DS861</u>, <u>GW1NSR series of FPGA Products Datasheet</u>, you can learn the NVIC module and GPIO module, and know there is a Cortex-M3 RISC embedded in this chip.

NVIC supports low-latency interrupt processing, and GW1NSR-4C supports 16 interrupts as shown in Table 1.

Table 1 NVIC External Interrupt Vector Table

■Address₽	Name₽	Type₽	Description User interrupt 5 □	
■0x00000078₽	USER_INT5_Handler₽	Read/ Write√		
External Interrup	t (GW1NSR-2C / GW1NSR-4	·C)+ ²		
■0x00000080¢³	PORT0_0_Handler₽	Read/ Write⊷	GPI00 Pin 0 interrupt₽	
■0x000000844 ⁻	PORT0_1_Handler₽	Read/ Write⊷	GPI00 Pin 1 interrupt₽	
■0x000000884	PORT0_2_Handler₽	Read/ Write⊷	GPI00 Pin 2 interrupt₽	
■0x0000008Ce³	PORT0_3_Handler₽	Read/ Write⊷	GPIO0 Pin 3 interrupt₽	
■0x00000904³	PORT0_4_Handler₽	Read/ Write⊷	GPI00 Pin 4 interrupt₽	
■0x00000094₽	PORT0_5_Handler₽	Read/ Write⊷	GPIO0 Pin 5 interrupt₽	
■0x00000098¢³	PORT0_6_Handler₽	Read/ Write⊷	GPIO0 Pin 6 interrupt₽	
■0x000009C₽	PORT0_7_Handler₽	Read/ Write⊲	GPI00 Pin 7 interrupt₽	
■0x000000A0¢	PORT0_8_Handler₽	Read/ Write√	GPIO0 Pin 8 interrupt₽	
■0x000000A4₽	PORT0_9_Handler₽	Read/ Write√	GPIO0 Pin 9 interrupt₽	
■0x000000A8₽	PORT0_10_Handler₽	Read/ Write⊍	GPIO0 Pin 10 interrupt₽	
■0x000000AC₄³	PORT0_11_Handler	Read/ Write⊷	GPI00 Pin 11 interrupt₽	
■0x00000B0₽	PORT0_12_Handler₽	Read/ Write⊷	GPIO0 Pin 12 interrupt₽	
■0x000000B4₽	PORT0_13_Handler₽	Read/ Write⊍	GPIO0 Pin 13 interrupt₽	
■0x000000B8₽	PORT0_14_Handler₽	Read/ Write⊷	GPIO0 Pin 14 interrupt₽	
■0x000000BC	PORT0_15_Handler₽	Read/ Write⊷	GPIO0 Pin 15 interrupt₽	

A programmable priority level of 0-7 is for each interrupt. A higher level corresponds to a lower priority; for example, level 0 is the highest interrupt priority and level 7 is the lowest.

Table 2 Interrupt Priority Group

Num.	Preemption Priority Width	Sub Priority Width	Parameter
0	0	3	NVIC_PriorityGroup_0
1	1	2	NVIC_PriorityGroup_1
2	2	1	NVIC_PriorityGroup_2
3	3	0	NVIC_PriorityGroup_3

You can use interrupt group library function to configure.

void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup);

Such as NVIC_PriorityGroupConfig(NVIC_PriorityGroup_3);

The interrupt attributes can be configured through structures, which are defined as follows:

```
typedef struct
{
  uint8_t NVIC_IRQChannel; /* interrupt request*/
  uint8_t NVIC_IRQChannelPreemptionPriority; /*preemption priority */
  uint8_t NVIC_IRQChannelSubPriority; /* sub priority*/
  FunctionalState NVIC_IRQChannelCmd; /* interrupt request command*/
} NVIC_InitTypeDef;
```

The interrupt request definition in the gw1ns4c.h file is as shown below.

```
typedef enum IRQn
NonMaskableInt_IRQn = -14, /*!< 2 Cortex-M3 Non Maskable Interrupt */
HardFault_IRQn = -13, /*!< 3 Cortex-M3 Hard Fault Interrupt */</pre>
MemoryManagement_IRQn = -12, /*!< 4 Cortex-M3 Memory Management Interrupt */
BusFault_IRQn = -11, /*!< 5 Cortex-M3 Bus Fault Interrupt */
UsageFault_IRQn = -10, /*!< 6 Cortex-M3 Usage Fault Interrupt */
SVCall_IRQn = -5, /*!< 11 Cortex-M3 SV Call Interrupt */
DebugMonitor_IRQn = -4, /*!< 12 Cortex-M3 Debug Monitor Interrupt */
PendSV_IRQn = -2, /*!< 14 Cortex-M3 Pend SV Interrupt */
SysTick IRQn = -1, /*!< 15 Cortex-M3 System Tick Interrupt */
/***** GW1NS-4C Specific Interrupt Numbers ************************/
UARTO IRQn = 0, /* UART 0 RX and TX Combined Interrupt */
USER_INTO_IRQn = 1, /* Interrupt handler 0 to user extension */
UART1_IRQn = 2, /* UART 1 RX and TX Combined Interrupt */
USER_INT1_IRQn = 3, /* Interrupt handler 1 to user extension */
USER_INT2_IRQn = 4, /* Interrupt handler 2 to user extension */
RTC_IRQn = 5, /* RTC Interrupt */
PORTO_COMB_IRQn = 6, /* GPIO Port 0 combined Interrupt */
```

```
USER_INT3_IRQn = 7, /* Interrupt handler 3 to user extension */
TIMERO IRQn = 8, /* TIMER O Interrupt */
TIMER1_IRQn = 9, /* TIMER 1 Interrupt */
I2C IRQn = 11, /* I2C */
UARTOVF_IRQn = 12, /* UART 0,1 Overflow Interrupt */
USER_INT4_IRQn = 13, /* Interrupt handler 4 to user extension */
USER_INT5_IRQn = 14, /* Interrupt handler 5 to user extension */
Spare15_IRQn = 15, /* Undefined */
PORTO_O_IRQn = 16, /*!< All PO I/O pins can be used as interrupt source.*/
PORTO_1_IRQn = 17, /*!< There are 16 pins in total */
PORTO_2_IRQn = 18, /*! PORTO_2 Interrupt */
PORTO_3_IRQn = 19, /*! PORTO_3 Interrupt */
PORTO_4_IRQn = 20, /*! PORTO_4 Interrupt */
PORTO 5 IRQn = 21, /*! PORTO 5 Interrupt */
PORTO 6 IRQn = 22, /*! PORTO 6 Interrupt */
PORTO_7_IRQn = 23, /*! PORTO_7 Interrupt */
PORTO_8_IRQn = 24, /*! PORTO_8 Interrupt */
PORTO_9_IRQn = 25, /*! PORTO_9 Interrupt */
PORTO_10_IRQn = 26, /*! PORTO_10 Interrupt */
PORTO_11_IRQn = 27, /*! PORTO_11 Interrupt */
PORTO_12_IRQn = 28, /*! PORTO_12 Interrupt */
PORTO_13_IRQn = 29, /*! PORTO_13 Interrupt */
PORTO_14_IRQn = 30, /*! PORTO_14 Interrupt */
PORTO_15_IRQn = 31 /*! PORTO_15 Interrupt */
} IRQn_Type;
```

Interrupt signal can be detected by level and pulse. For the details, you can see GPIO register shown in Table 3. The processor is automatically saved when the interrupt is entered and automatically restored when the interrupt is exited, no additional instruction is required.

Table 3 GPIO Register

Table 3-21 GPIO Register.

•Name. ₁	Base Offset.	Type.	Data Width.	Reset Value.	Description.
•DATA. ₁	0x0000.1	Read/ Write.	16.,	0x1	Data value [15:0].,
DATAOUT.	0x0004. ₁	Read/ Write.	16.,	0x0000.1	Data output register value [15:0].,
•OUTENSET.	0x0010.,	Read/ Write.	16.,	0x0000.s	Output enable set [15:0]. Write 1: Set the output enable bit Write 0: No effect Read 1: Indicates the signal direction as output Read 0: Indicates the signal direction as input
OUTENCLR.	0x0014. ₁	Read/ Write.	16.,	0x0000.1	Output enable clear [15:0].
•ALTFUNCSET.,	0x0018.	Read/ Write.	16.,	0x0000.,	Alternative function set [15:0]. Write 1: Sets the ALTFUNC bit Write 0: No effect Read 0: GPIO as I/O Read 1: ALTFUNC Function
•ALTFUNCCLR.	0x001C.	Read/ Write.	16.,	0x0000.1	Alternative function clear [15:0].
•INTENSET.	0x0020.	Read/ Write.	16.,	0x0000.,	Interrupt enable set [15:0]. Write 1: Sets the enable bit Write 0: No effect Read 0: Interrupt disabled Read 1: Interrupt enabled
•INTENCLR.	0x0024.,	Read/ Write.	16.,	0x0000.,	Interrupt enable clear [15:0] Write 1: Clear the enable bit Write 0: No effect Read 0: Interrupt disabled Read 1: Interrupt enabled
•INTTYPESET.	0x0028. ₁	Read/ Write.	16.,	0x0000.1	Interrupt type set [15:0].
•INTTYPECLR.,	0x002C.1	Read/ Write.	16.,	0x0000.1	Interrupt type clear [15:0].
•INTPOLSET.	0x0030.1	Read/ Write.	16.,	0x0000.1	Polarity-level, edge interrupt request configuration [15:0].
•INTPOLCLR.,	0x0034.1	Read/ Write.	16.,	0x0000.1	Polarity-level, edge interrupt request configuration [15:0].
INTSTATUS/ INTCLEAR.,	0x0038.,	Read/ Write.	16.,	0x0000.,	Read interrupt status register Write 1: Clear the interrupt request.
•MASKLOWBYTE.,	0x0400 0x07FC	Read/ Write.	16.,	0x0000.1	,
•MASKHIGHBYTE.	0x0800 0x0BFC	Read/ Write.	16.,	0x0000.1	1

External interrupt requests are sent to the NVIC module via GPIO, and external interrupts can be programmed by configuring the GPIO and NVIC.

Note

For the details, you can see 3.11.10 GPIO in <u>DS861, GW1NSR series of FPGA Products</u> <u>Datasheet</u>.

Hardware Design

This demo can be modified on the basis of the LED project.




Figure 2 LED Schematic




Figure 3 KEY Schematic

From the schematic, you can know LED is on in LOW and off in HIGH. When the key pressed, it is low level; when the key released, it is high level. This demo only needs one key as the external interrupt and one LED as the display. Therefore, only KEY1 and LED1 need to be connected to the corresponding FPGA ports. For example, KEY1 is connected to 45 and LED1 is connected to 40 as shown in Figure 4.




Figure 4 Connection of LED and FPGA

Software Design

The software design includes two parts: FPGA internal hardware logic and Cotex-M3 software control code, which can be modified on the basis of the led project.

FPGA Internal Logic Design

This HDL code does not need to be modified, and you only need to modify the pin connection according to the table, which has been described above. Figure 5 shows the pin definition.

Port	Direction	Diff Pair	Location	Bank	Exclusive	IO Type
gpio_io[0]	inout		40	1	False	LVCMO533
gpio_io[10]	inout		drag or ty		False	LVCMOS18
gpio_io[11]	inout		drag or ty		False	LVCMOS18
gpio_io[12]	inout		drag or ty		False	LVCMOS18
gpio_io[13]	inout		drag or ty		False	LVCMOS18
gpio_io[14]	inout		drag or ty		False	LVCMOS18
gpio_io[15]	inout		45	1	False	LVCMO533
gpio_io[1]	inout		42	1	False	LVCMO533
gpio_io[2]	inout		44	1	False	LVCMO533
gpio_io[3]	inout		46	1	False	LVCMO533
gpio_io[4]	inout		30	2	False	LVCMO533
gpio_io[5]	inout		32	2	False	LVCMO533
gpio_io[6]	inout		35	2	False	LVCMO533
gpio_io[7]	inout		33	2	False	LVCMO533
gpio_io[8]	inout		drag or ty		False	LVCMOS18
gpio_io[9]	inout		drag or ty		False	LVCMOS18
7 reset_n	input		20	3	False	LVCMOS18

Figure 5 FPGA Pin Configuration

Then click Place & Route to generate the logic file fpga_led.fs.

Cotex-M3 Software Control Design

You can modify this design on the basis of the led project. Open Led.uvprojx in the Keil_led\PROJECT folder.

1. Group interrupt

```
NVIC PriorityGroupConfig(NVIC PriorityGroup 3);
```

2. Set GPIO0[0] to output to drive LED.

```
GPIO_InitType.GPIO_Pin = GPIO_Pin_0;
GPIO_InitType.GPIO_Mode = GPIO_Mode_OUT;
GPIO_InitType.GPIO_Int = GPIO_Int_Disable;
GPIO_Init(GPIO0,&GPIO_InitType);
```

3. Set GPIO0[15] to rising-edge external interrupt.

```
GPIO_InitType.GPIO_Pin = GPIO_Pin_15;
GPIO_InitType.GPIO_Mode = GPIO_Mode_AF;
GPIO_InitType.GPIO_Int = GPIO_Int_Rising_Edge;
GPIO_Init(GPIO0,&GPIO_InitType);
```

4. Set GPIO0[15] attributes.

```
InitTypeDef_NVIC.NVIC_IRQChannel = PORTO_15_IRQn;
InitTypeDef_NVIC.NVIC_IRQChannelPreemptionPriority = 1;
InitTypeDef_NVIC.NVIC_IRQChannelSubPriority = 0;
InitTypeDef_NVIC.NVIC_IRQChannelCmd = ENABLE;
NVIC_Init(&InitTypeDef_NVIC);
```

5. Program interrupt, and the library function is in the gw1ns4c_it.c.

```
void PORTO_15_Handler(void)

{
    //GPIO_SetBit(GPIO0,GPIO_Pin_0); //LED1=1,off

    GPIO_ResetBit(GPIO0,GPIO_Pin_0); //LED1 on
    Delay1(8333000);

    GPIO_SetBit(GPIO0,GPIO_Pin_0); //LED1 off
    Delay1(8333000);


    GPIO_ResetBit(GPIO0,GPIO_Pin_0); //LED1 on
    Delay1(8333000);

    GPIO_IntClear(GPIO0,GPIO_Pin_15);
}
```

6. After bulid, the download file led.bin is generated.

Download and Verification

Use Gowin Software to download, and the demo running is as shown in Figure 6. The FPGA hardware platform file is fpga_led.fs, and the Cotex-M3 software file is led.bin, so be careful to choose the correct file path and bulid file.





LED ON LED OFF

Figure 6 Demo Running