#### **x86**

Gabriel Laskar <gabriel@lse.epita.fr>

http://lse.epita.fr/teaching/epita/x86a.html



#### **Outline**

- x86 assembly
- 64bit support
- pagination
- multi-core
- virtualization
- project



#### x86\_64: what's new?

- more registers
- 64bit addresses, 64bit registers
- no more segmentation (but gdt still present)
- new features in pagination
- no Task Switch but TSS still present
- lots of thing removed, but still present (for special cases)

#### Multiple kind of x86 registers

- General purpose registers
- Segment registers
- FLAGS
- Control & Memory registers




#### **General purpose registers**

- %rax, %rbx, %rcx, %rdx
- %rsi, %rdi
- %rsp, %rbp
- %rip
- %r8 → %r15



## **Register Aliases**





#### Instruction pointer: %rip

 in x86\_64, instructions can now reference data relative to %rip

```
.global main
main:
    lea string(%rip), %rdi
    call puts
    ret

.section .rodata
string:
    .ascii "hello world!"
```



#### String manipulation

- rep prefix allow to repeat an instruction
- string instructions: movs, scas, stos

```
.global strlen
strlen:
    xor %rcx, %rcx
    not %rcx
    xor %al, %al
    cld
    repne scasb
    not %rcx
    dec %rcx
    mov %rcx, %rax
    ret
```



#### Flags register

- flags, eflags, rflags
- pushf, popf
- contains information about execution of the last instruction



## **Flags**




Figure 2-5. System Flags in the EFLAGS Register



#### Rings

- 4 rings in x86\_32, only 2 rings in x86\_64
- SMM mode
- other modes (virtualization)




## **Memory Registers**

- gdtridtr
- Itr




#### **GDT** entries





#### GDT entries in x86\_64

#### **Code-Segment Descriptor**




Α	Accessed		
AVL	Available to Sys. Programmer's	G	Granularity
С	Conforming	R	Readable
D	Default	Р	Present
DPL	Descriptor Privilege Level		



L 64-Bit Flag

#### **IDT** entries



Reserved



#### Segment selectors

- Tied to gdt entries
- 2 parts, public part and shadowed part
- provide basic permissions on zones
- each segment selector describe memory access for some instructions



## Descriptions of segment selectors

- cs: access to code (%rip, call, ret ...)
- ss: access to stack data (%rsp, push, pop)
- ds: access to memory and %rdi
- es: access to %rsi
- fs: user-defined
- gs: user-defined



#### Thread local storage

- %fs, %gs can be used to implement TLS variables.
- One page mapped, and referenced by segment selector



#### **Control registers**

- cr0 : system control flags
- cr2 : page fault linear address
- cr3: address space address
- cr4: architecture extensions
- cr8: Task Priority Register



## **Control Registers**




Figure 2-7. Control Registers



#### %cr0

- Paging (bit 31)
- Cache Disable (bit 30)
- Not Write-through (bit)
- Alignment Mask (bit 18)
- Write Protect (bit 16)
- Numeric Error (bit 5)
- Extension Type (bit 4)
- Task Switched (bit 3)
- Emulation (bit 2)
- Monitor Coprocessor (bit 1)
- Protection Enable (bit 0)



#### %cr4

- Virtual-8086 Mode Extensions (bit 0 of CR4)
- Protected-Mode Virtual Interrupts (bit 1 of CR4)
- Time Stamp Disable (bit 2 of CR4)
- Debugging Extensions (bit 3 of CR4)
- Page Size Extensions (bit 4 of CR4)
- Physical Address Extension (bit 5 of CR4)
- Machine-Check Enable (bit 6 of CR4)
- Page Global Enable (bit 7 of CR4)
- Performance-Monitoring Counter Enable (bit 8 of CR4)
- Operating System Support for FXSAVE and FXRSTOR instructions (bit 9 of CR4)
- Operating System Support for Unmasked SIMD Floating-Point Exceptions (bit 10 of CR4)

- VMX-Enable Bit (bit 13 of CR4)
- SMX-Enable Bit (bit 14 of CR4)
- FSGSBASE-Enable Bit (bit 16 of CR4)
- PCID-Enable Bit (bit 17 of CR4)
- XSAVE and Processor Extended States-Enable Bit (bit 18 of CR4)
- SMEP-Enable Bit (bit 20 of CR4)



#### **Debug registers**

- support for debugging
- exceptions
- eflags register
- debug registers (%dr0-%dr3, %dr6, %dr7)



## **Machine Specific registers**

- overview
- rdmsr
- wrmsr



#### **Calling Conventions**

- Lots of different ways to call a function
- here we focus on linux

http://stackoverflow.com/questions/2535989/what-are-the-calling-conventions-for-unix-linux-system-calls-on-x86-64



#### x86\_32: calling functions

- on x86\_32:
  - arguments on the stack, in reverse order
  - return value in %eax
  - %eax, %ecx, %edx saved by caller
  - stack must be 16-byte aligned



#### x86\_32: syscalls

- %ecx, %edx, %edi and %ebp
- instruction int \$0x80
- The number of the syscall has to be passed in register %eax
- %eax contains the result of the system-call



#### x86\_64: calling functions

- If the class is MEMORY, pass the argument on the stack.
- If the class is INTEGER, the next available register of the sequence %rdi, %rsi, %rdx, % rcx, %r8 and %r9 is used



#### x86\_64: syscalls

- %rdi, %rsi, %rdx, %r10, %r8 and %r9
- The kernel destroys registers %rcx and % r11.
- instruction syscall
- The number of the syscall has to be passed in register %rax
- %rax contains the result of the system-call

#### **Pagination**

- multiple modes (32bit, 32bit pae, 64bit)
- table format
- TLB
- mirroring
- permissions
- initialization
- COW, swaping, shared memory



#### **Pagination**

Table 4-1. Properties of Different Paging Modes


Paging Mode	PG in CR0	PAE in CR4	LME in IA32_EFER	Lin Addr. Width	Phys Addr. Width <sup>1</sup>	Page Sizes	Supports Execute- Disable?	Supports PGDs?
None	0	N/A	N/A	32	32	N/A	No	No
32-bit	1	0	02	32	Up to 40 <sup>3</sup>	4 KB 4 MB <sup>4</sup>	No	No
PAE	1	1	0	32	Up to 52	4 KB 2 MB	Yes <sup>5</sup>	No
IA-32e	1	1	1	48	Up to 52	4 KB 2 MB 1 GB <sup>6</sup>	Yes <sup>5</sup>	Yes <sup>7</sup>


#### NOTES:

- 1. The physical-address width is always bounded by MAXPHYADDR; see Section 4.1.4.
- 2. The processor ensures that IA32 EFER.LME must be 0 if CR0.PG = 1 and CR4.PAE = 0.
- 3.32-bit paging supports physical-address widths of more than 32 bits only for 4-MByte pages and only if the PSE-36 mechanism is supported; see Section 4.1.4 and Section 4.3.
- 4. 4-MByte pages are used with 32-bit paging only if CR4.PSE = 1; see Section 4.3.
- Execute-disable access rights are applied only if IA32 EFER.NXE = 1; see Section 4.6.
- 6. Not all processors that support IA-32e paging support 1-GByte pages; see Section 4.1.4.
- 7. PODs are used only if CR4.PODE =1; see Section 4.10.1.



## x86 pagination








#### x86 structures


31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13 1	L2	11 10 9	8	7	6	5	4	3	2	1	0	
Address of pa												CR3		
Bits 31:22 of address of 2MB page frame	Reserved (must be 0)	Bits 39:32 of address <sup>2</sup>				1	D	Α	P C D	PW T	U / S	R / W	1	PDE: 4MB page
Address of page table  Ignored  O  Ignored  O  D  P PW / C T S W										1	PDE: page table			
Ignored											0	PDE: not present		
Address of 4KB page frame  Ignored G P D A P D W / T S W									1	PTE: 4KB page				
Ignored										0	PTE: not cresent			

#### PAE






## 64bit pagination






## x86\_64: 2Mb Pages





## x86\_64:1Gb pages





#### x86\_64: structures

 $M^1$ 21098765432109876543210987654321 Reserved<sup>2</sup> CR3 PML4E: present PML4E: Ignored not present G1DACW/S/1 PDPTE: Address of Rsvd. Ignored Reserved 1GB 1GB page frame page PDPTE: Q g A CWU / 1 Address of page directory Ign. Ignored Rsvd. page directory PDTPE: Ignored not present G1 DA CW/SW PDE: Address of Ignored Rsvd. Reserved 2MB 2MB page frame page Q g A CW/S/1 PDE: Ignored Rsvd. Address of page table page lgn. table PDE: Ignored not present GADACW/SW PTE: Address of 4KB page frame 4KB Ignored Rsvd. page PTE: Ignored not present



# **Page fault Handling**

31			4	3	2	1	0
		ð	RSVD	S/N	N/D	Р	
	Р	<ul><li>0 The fault was caused by a non-present page.</li><li>1 The fault was caused by a page-level protection</li></ul>	vic	olat	ion		
	W/R	<ul><li>0 The access causing the fault was a read.</li><li>1 The access causing the fault was a write.</li></ul>					
	U/S	<ul><li>0 A supervisor-mode access caused the fault.</li><li>1 A user-mode access caused the fault.</li></ul>					
	RSVD	<ul> <li>The fault was not caused by reserved bit violation.</li> <li>The fault was caused by a reserved bit set to 1 in paging-structure entry.</li> </ul>		om	ne		
	I/D	<ul><li>0 The fault was not caused by an instruction fetch.</li><li>1 The fault was caused by an instruction fetch.</li></ul>					



#### **TLB**

- Cache for address translations
- 2 TLB : one for data, one for instructions



#### **PAX**

On x86\_32, How can we enforce NX bit without the hardware support?

