

Open Source FPGA Toolchain

> Vincen[®] Gatine

Introductio

FPGA

iCE40

Flow

Conclusion

Open Source FPGA Toolchain LSE Summer Week 2015

Vincent Gatine

EPITA

July 15, 2015



What is a FPGA?

Open Source FPGA Toolchain

Vincen

Introduction

FPGA

iCE4

Flow

Conclusio

■ Field Programmable Gate Array





Usage

Open Source FPGA Toolchain

> Vincen Gatine

Introduction

FPGA

ICE4

Flov

- SDR (BladeRF, USRP)
- Pebble Time watch
- LSE-PC
- Prototypage



FPGA manufacturers

Open Source FPGA Toolchain

Vincen

Introducti

FPGA

iCE4

Flov

- Majors (80% market share): Altera, Xilinx
- Minors: Lattice, Blue Silicon, Microsemi,...



How to program a FPGA?

Open Source FPGA Toolchain

> Vincent Gatine

Introduction

IIItioductio

FPGA

. . - . .

Conclusio

■ Hardware Description Language (Verilog, VHDL)

```
Verilog example
module toplevel(input clock,
                 input reset);
reg cnt;
always @ (posedge reset or posedge clock)
    if (reset)
        cnt <= 0;
    else
        cnt <= cnt + 1;
endmodule
```



Synthesis tools

Open Source FPGA Toolchain

Vincen

Introducti

FPGA

iCF4

Flow

Conclusio

Quartus by Altera

■ Diamond (or Icecube 2) by Lattice



Why would we want an open source toolchain?

Open Source FPGA Toolchain

Vincen

Introduction

FPGA

iCE4

Flow

- Quartus > 13.1 can't program (old) cyclones
- Linux support?
- Knowledge
- Why not?



iCE40

Open Source FPGA Toolchain

> Vincent Gatine

Introduction

IIILIOGUCLIO

iCE40

C = = = |...=! =

Produced by Lattice semiconductor

- Low cost, low power FPGA
- Cheap boards and well documented
- Perfect platform to do some reverse engineering





Project Icestorm

Open Source FPGA Toolchain

Vincen

Introducti

FPCA

iCE40

Flow

- iCE40 bitstream RE by Clifford Wolf and Mathias Lasser
- Aim to document iCE40 programming bits
- Many tools to pack, unpack, explain structures



iCE40 Structure


Open Source FPGA Toolchain

Vincent

Introductio

Introductio

iCE40





PLB Structure


Open Source FPGA Toolchain

Vincent

Introductio

iCE40

Flow





Routing

Open Source **FPGA** Toolchain

iCE40

	IO (1 17)	(2 17)	(3 17)	(4 17)	IO (5 17)	(6 17)	(7 17)	IO (8 17)	IO (9 17)	(10 17)	(11 17)	(12 17)	
IO (0 16)	LOGIC (1 16)	LOGIC (2 16)	RAMT (3 16)	LOGIC (4 16)	LOGIC (5 16)	LOGIC (6 16)	LOGIC (7 16)	LOGIC (8 16)	LOGIC (9 16)	RAMT (10 16)	LOGIC (11 16)	LOGIC (12 16)	IO (13 16)
IO (0 15)	LOGIC (1 15)	LOGIC (2 15)	RAMB (3 15)	LOGIC (4 15)	LOGIC (5 15)	LOGIC (6 15)	LOGIC (7 15)	LOGIC (8 15)	LOGIC (9 15)	RAMB (10 15)	LOGIC (11 15)	LOGIC (12 15)	IO (13 15)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 14)	(1 14)	(2 14)	(3 14)	(4 14)	(5 14)	(6 14)	(7 14)	(8 14)	(9 14)	(10 14)	(11 14)	(12 14)	(13 14)
IO (0 13)	LOGIC (1 13)	LOGIC (2 13)	RAMB (3 13)	LOGIC (4 13)	LOGIC (5 13)	LOGIC (6 13)	LOGIC (7 13)	LOGIC (8 13)	LOGIC (9 13)			LOGIC (12 13)	IO (13 13)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC		LOGIC	LOGIC	IO
(0 12)	(1 12)	(2 12)	(3 12)	(4 12)	(5 12)	(6 12)	(7 12)	(8 12)	(9 12)		(11 12)	(12 12)	(13 12)
IO (0 11)	LOGIC (1 11)	LOGIC (2 11)	RAMB (3 11)	LOGIC (4 11)	LOGIC (5 11)	LOGIC (6 11)	LOGIC (7 11)	LOGIC (8 11)	LOGIC (9 11)			LOGIC (12 11)	IO (13 11)
IO (0 10)	LOGIC (1 10)	LOGIC (2 10)	RAMT (3 10)	LOGIC (4 10)	LOGIC (5 10)	LOGIC (6 10)	LOGIC (7 10)	LOGIC (8 10)	LOGIC (9 10)		LOGIC (11 10)	LOGIC (12 10)	IO (13 10)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 9)	(1 9)	(2 9)	(3 9)	(4 9)	(5 9)	(6 9)	(7 9)	(8 9)	(9 9)	(10 9)	(11 9)	(12 9)	(13 9)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 8)	(1 8)	(2 8)	(3 8)	(4 8)	(5 8)	(6 8)	(7 8)	(8 8)	(98)	(10 8)	(11 8)	(12 8)	(13 8)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 7)	(17)	(2 7)	(3 7)	(4 7)	(5 7)	(6 7)	(7 7)	(8 7)	(97)	(10 7)	(11 7)	(12 7)	(13 7)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 6)	(1 6)	(2 6)	(3 6)	(4 6)	(5 6)	(6 6)	(7 6)	(8 6)	(9 6)	(10 6)	(11 6)	(12 6)	(13 6)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 5)	(1 5)	(2 5)	(3.5)	(4 5)	(5 5)	(6 5)	(7 5)	(8 5)	(9 5)	(10 5)	(11 5)	(12 5)	(13 5)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 4)	(14)	(2 4)	(3 4)	(4 4)	(5 4)	(6 4)	(7 4)	(8 4)	(9 4)	(10 4)	(11 4)	(12 4)	(13 4)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 3)	(1 3)	(2 3)	(3 3)	(4 3)	(5 3)	(6 3)	(7 3)	(8 3)	(9 3)	(10 3)	(11 3)	(12 3)	(13 3)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 2)	(1 2)	(2 2)	(3 2)	(4 2)	(5 2)	(6 2)	(7 2)	(8 2)	(9 2)	(10 2)	(11 2)	(12 2)	(13 2)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	10
(0 1)	(1 1)	(2 1)	(3 1)	(4 1)	(5 1)	(6 1)	(7 1)	(8 1)	(9 1)	(10 1)	(11 1)	(12 1)	(13 1)
	10	IO (2.0)	IO (3.0)	IO (4.0)	IO (5.0)	IO (6.0)	IO (7.0)	IO (8.0)	IO (9.0)	IO (10.0)	IO (11.0)	IO (12.0)	

10 10 10 10 10 10 10 10



IntraPLB routing

Open Source FPGA Toolchain

> Vincent Gatine

Introduction

FPGA

iCE40

- Local tracks
- Each PLB has 32 local tracks
- Organized in 4 groups of 8 wires each



InterPLB routing

Open Source FPGA Toolchain

Vincen

Introducti

.....

iCE40

	IO (1 17)	IO (2 17)	IO (3 17)	IO (4 17)	IO (5 17)	IO (6 17)	IO (7 17)	IO (8 17)	IO (9 17)	10 (10 17)	IO (11 17)	10 (12 17)	
IO (0 16)	LOGIC (1 16)	LOGIC (2 16)	RAMT (3 16)	LOGIC (4 16)	LOGIC (5 16)	LOGIC (6 16)	LOGIC (7 16)	LOGIC (8 16)	LOGIC (9 16)	RAMT (10 16)	LOGIC (11 16)	LOGIC (12 16)	IO (13 16)
IO (0 15)	LOGIC (1 15)	LOGIC (2 15)	RAMB (3 15)	LOGIC (4 15)	LOGIC (5 15)	LOGIC (6 15)	LOGIC (7 15)	LOGIC (8 15)	LOGIC (9 15)	RAMB (10 15)	LOGIC (11 15)	LOGIC (12 15)	IO (13 15)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 14)	(1 14)	(2 14)	(3 14)	(4 14)	(5 14)	(6 14)	(7 14)	(8 14)	(9 14)	(10 14)	(11 14)	(12 14)	(13 14)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB		LOGIC	IO
(0 13)	(1 13)	(2 13)	(3 13)	(4 13)	(5 13)	(6 13)	(7 13)	(8 13)	(9 13)	(10 13)		(12 13)	(13 13)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 12)	(1 12)	(2 12)	(3 12)	(4 12)	(5 12)	(6 12)	(7 12)	(8 12)	(9 12)	(10 12)	(11 12)	(12 12)	(13 12)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB		LOGIC	IO
(0 11)	(1 11)	(2 11)	(3 11)	(4 11)	(5 11)	(6 11)	(7 11)	(8 11)	(9 11)	(10 11)		(12 11)	(13 11)
IO (0 10)	LOGIC (1 10)	LOGIC (2 10)	RAMT (3 10)	LOGIC (4 10)	LOGIC (5 10)	LOGIC (6 10)	LOGIC (7 10)	LOGIC (8 10)	LOGIC (9 10)	RAMT (10 10)		LOGIC (12 10)	IO (13 10)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 9)	(1 9)	(2 9)	(3 9)	(4 9)	(5 9)	(6 9)	(7 9)	(8 9)	(9 9)	(10 9)	(11 9)	(12 9)	(13 9)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 8)	(1 8)	(2 8)	(3 8)	(4 8)	(5 8)	(6 8)	(7 8)	(8 8)	(98)	(10 8)	(11 8)	(12 8)	(13 8)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 7)	(17)	(2 7)	(3 7)	(4 7)	(5 7)	(67)	(7 7)	(8 7)	(97)	(10 7)	(11 7)	(12 7)	(13 7)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 6)	(1 6)	(2 6)	(3 6)	(4 6)	(5 6)	(6 6)	(7 6)	(8 6)	(9 6)	(10 6)	(11 6)	(12 6)	(13 6)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 5)	(1 5)	(2 5)	(3 5)	(4 5)	(5 5)	(6 5)	(7 5)	(8 5)	(9 5)	(10 5)	(11 5)	(12 5)	(13 5)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 4)	(14)	(2 4)	(3 4)	(4 4)	(5 4)	(6 4)	(7 4)	(8 4)	(9 4)	(10 4)	(11 4)	(12 4)	(13 4)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 3)	(1 3)	(2 3)	(3 3)	(4 3)	(5 3)	(6 3)	(7 3)	(8 3)	(93)	(10 3)	(11 3)	(12 3)	(13 3)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 2)	(1 2)	(2 2)	(3 2)	(4 2)	(5 2)	(6 2)	(7 2)	(8 2)	(9 2)	(10 2)	(11 2)	(12 2)	(13 2)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	10
(0 1)	(1 1)	(2 1)	(3 1)	(4 1)	(5 1)	(6 1)	(7 1)	(8 1)	(9 1)	(10 1)	(11 1)	(12 1)	(13 1)
	10	IO (2.0)	IO (3.0)	IO (4.0)	IO (5.0)	IO (6.0)	IO (7.0)	IO (8.0)	IO (9.0)	10	IO (11.0)	10	



InterPLB routing

Open Source FPGA Toolchain

Vincen

Introducti

.....

iCE40

	IO (1 17)	IO (2 17)	IO (3 17)	IO (4 17)	IO (5 17)	IO (6 17)	IO (7 17)	IO (8 17)	IO (9 17)	10 (10 17)	10 (11 17)	10 (12 17)	
IO (0 16)	LOGIC (1 16)	LOGIC (2 16)	RAMT (3 16)	LOGIC (4 16)	LOGIC (5 16)	LOGIC (6 16)	LOGIC (7 16)	LOGIC (8 16)	LOGIC (9 16)	RAMT (10 16)	LOGIC (11 16)	LOGIC (12 16)	10 (13 16)
IO (0 15)	LOGIC (1 15)	LOGIC (2 15)	RAMB (3 15)	LOGIC (4 15)	LOGIC (5 15)	LOGIC (6 15)	LOGIC (7 15)	LOGIC (8 15)	LOGIC (9 15)	RAMB (10 15)	LOGIC (11 15)	LOGIC (12 15)	10 (13 15)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 14)	(1 14)	(2 14)	(3 14)	(4 14)	(5 14)	(6 14)	(7 14)	(8 14)	(9 14)	(10 14)	(11 14)	(12 14)	(13 14)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 13)	(1 13)	(2 13)	(3 13)	(4 13)	(5 13)	(6 13)	(7 13)	(8 13)	(9 13)	(10 13)	(11 13)	(12 13)	(13 13)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 12)	(1 12)	(2 12)	(3 12)	(4 12)	(5 12)	(6 12)	(7 12)	(8 12)	(9 12)	(10 12)	(11 12)	(12 12)	(13 12)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 11)	(1 11)	(2 11)	(3 11)	(4 11)	(5 11)	(6 11)	(7 11)	(8 11)	(9 11)	(10 11)	(11 11)	(12 11)	(13 11)
IO (0 10)	LOGIC (1 10)	LOGIC (2 10)	RAMT (3 10)	LOGIC (4 10)	LOGIC (5 10)	LOGIC (6 10)	LOGIC (7 10)	LOGIC (8 10)	LOGIC (9 10)	RAMT (10 10)	LOGIC (11 10)	LOGIC (12 10)	IO (13 10)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 9)	(1 9)	(2 9)	(3 9)	(4 9)	(5 9)	(6 9)	(7 9)	(8 9)	(9 9)	(10 9)	(11 9)	(12 9)	(13 9)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 8)	(1 8)	(2 8)	(3 8)	(4 8)	(5 8)	(6 8)	(7 8)	(8 8)	(98)	(10 8)	(11 8)	(12 8)	(13 8)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 7)	(17)	(2 7)	(3 7)	(4 7)	(5 7)	(67)	(7 7)	(8 7)	(97)	(10 7)	(11 7)	(12 7)	(13 7)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 6)	(1 6)	(2 6)	(3 6)	(4 6)	(5 6)	(6 6)	(7 6)	(8 6)	(9 6)	(10 6)	(11 6)	(12 6)	(13 6)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 5)	(1 5)	(2 5)	(3 5)	(4 5)	(5 5)	(6 5)	(7 5)	(8 5)	(9 5)	(10 5)	(11 5)	(12 5)	(13 5)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 4)	(14)	(2 4)	(3 4)	(4 4)	(5 4)	(64)	(7 4)	(8 4)	(9 4)	(10 4)	(11 4)	(12 4)	(13 4)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	IO
(0 3)	(1 3)	(2 3)	(3 3)	(4 3)	(5 3)	(6 3)	(7 3)	(8 3)	(9 3)	(10 3)	(11 3)	(12 3)	(13 3)
IO	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMT	LOGIC	LOGIC	IO
(0 2)	(1 2)	(2 2)	(3 2)	(4 2)	(5 2)	(6 2)	(7 2)	(8 2)	(9 2)	(10 2)	(11 2)	(12 2)	(13 2)
IO	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	LOGIC	RAMB	LOGIC	LOGIC	10
(0 1)	(1 1)	(2 1)	(3 1)	(4 1)	(5 1)	(6 1)	(7 1)	(8 1)	(9 1)	(10 1)	(11 1)	(12 1)	(13 1)
	IO (1.0)	10	IO (3.0)	IO (4.0)	IO (5.0)	IO (6.0)	IO (7.0)	IO (8.0)	IO (9.0)	10 (10 0)	10 (11.0)	IO (12.0)	



Programming process


Open Source FPGA Toolchain

Vincen

Introduct

FPG/

iCE4





Yosys

Open Source **FPGA** Toolchain

Flow

- Yosys Open Synthesis Suite
- Created by Clifford Wolf
- HDL to RTL synthesis tool



Yosys

Open Source **FPGA** Toolchain

Flow

Example

read design read_verilog mydesign.v

generic synthesis synth -top mytop

write synthesized design write_verilog synth.v



Arachne-pnr

Open Source FPGA Toolchain

> Vincent Gatine

Introductio

FPGA

Flow

Conclusio

- Place and route software aimed at iCE40LP/HX1K
- Written by Cotton Seed
- Takes RTL and constraints files (pin assignation)
- Output plain text cells configurations

constraints.pcf

```
set_io a 1
set_io b 10
set_io y 11
```



Icestorm

Open Source FPGA Toolchain

> Vincen[®] Gatine

Introduction

FPG/

ICE2

Flow

Conclusio

■ Icepack: plain text to bitstream

■ Iceunpack: bitstream to plain text

■ IceProg: Program board



Example

Open Source FPGA Toolchain

> Vincent Gatine

Introduction

......

:CE4

Flow

....

Conclusior

```
and.v
```

```
module top (input a, b, output y);
    assign y = a & b;
endmodule
```

and.pcf

```
set_io a 1
set_io b 10
set_io y 11
```



Example

Open Source FPGA Toolchain

Gatine

Introduction

FPGA

iCE40

Flow

```
.io_tile 0 14
IOB_1 PINTYPE_0
IoCtrl IE_1
IoCtrl REN_0
buffer io_1/D_IN_0 span4_horz_28
```

```
.logic_tile 1 11
LC_2 000000001010101 0000
buffer local_g1_4 lutff_2/in_3
buffer local_g3_1 lutff_2/in_0
buffer neigh_op_lft_4 local_g1_4
buffer sp4_r_v_b_41 local_g3_1
```



Conclusion

Open Source FPGA Toolchain

Vincen[®]

Introducti

FPGA

iCE4

Flow

Conclusion

■ This is still a proof of concept



Questions?

Open Source FPGA Toolchain

Vincen[®]

Introductio

FPGA

iCE40

Flow

. . .

Conclusion

Questions?



Thanks!

Open Source FPGA Toolchain

Vincent

Introduction

. . . .

iCE4

Conclusion

mail: nurelin@lse.epita.fr

Links

- Yosys
- arachne-pnr
- icestorm