Design of a time-to-digital converter to be used as a phase detector in a PLL in 65 nm technology

Luis Guillermo Macias Rojas

February 18, 2025

Abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Acknowledgements

Dedications

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Contents

| List of figures | | | | | |
|-----------------|-------|---------|-------------------------------------|----|--|
| List of tables | | | | | |
| 1 | Intro | oductio | on | 10 | |
| | 1.1 | Conte | xt and motivation | 11 | |
| | | 1.1.1 | Low jitter PLLs in modern IC design | 11 | |
| | | 1.1.2 | Limitations of analog PLLs | 11 | |
| | | 1.1.3 | Limitations of traditional PFDs | 11 | |
| | 1.2 | Proble | em statement | 11 | |
| | 1.3 | Objec | tives | 11 | |
| | | 1.3.1 | General objective | 11 | |
| | | 1.3.2 | Specific objectives | 11 | |
| | 1.4 | Signifi | icance | 11 | |
| | | 1.4.1 | Academic significance | 11 | |
| | | 1.4.2 | Industry significance | 11 | |
| | 1.5 | Scope | e and limitations | 11 | |
| | 1.6 | Thesis | s roadmap | 11 | |
| 2 | The | oretica | ıl framework | 12 | |
| | 2.1 | Phase | e-locked loop fundamentals | 12 | |
| | | 2.1.1 | Basic structure | 12 | |
| | | 2.1.2 | Key PLL parameters | 12 | |

| | | 2.1.3 | Analog phase-locked loops | 14 | |
|---|------------|-------------|--------------------------------|----|--|
| | | 2.1.4 | Linearized model | 14 | |
| | | 2.1.5 | Digital phase-locked loops | 14 | |
| | 2.2 | Time-1 | to-digital converters | 14 | |
| | | 2.2.1 | Delay-locked loop fundamentals | 14 | |
| | | 2.2.2 | TDC as a phase detector | 14 | |
| | 2.3 | 65 nm | CMOS technology | 14 | |
| 3 | Lite | rature : | review | 15 | |
| 4 | Met | Methodology | | | |
| 5 | Results | | | | |
| 6 | Discussion | | | 21 | |
| 7 | Conclusion | | | | |
| Α | App | Appendix | | | |

List of Figures

List of Tables

Introduction

| 1 | 1 | Context | and | motivo | tion |
|---|---|---------|-----|--------|----------|
| | . | Context | and | mouva | 1.1.1OTI |

- 1.1.1 Low jitter PLLs in modern IC design
- 1.1.2 Limitations of analog PLLs
- 1.1.3 Limitations of traditional PFDs
- 1.2 Problem statement
- 1.3 Objectives
- 1.3.1 General objective
- 1.3.2 Specific objectives
- 1.4 Significance
- 1.4.1 Academic significance
- 1.4.2 Industry significance

11

Theoretical framework

2.1 Phase-locked loop fundamentals

2.1.1 Basic structure

2.1.2 Key PLL parameters

Phase noise / jitter

Jitter is defined as the time deviation (Δ_t) of a signal's transition edges from their ideal positions in time. It is a metric of the outmost importance in the design of PLLs as it is a direct measure of the quality of the clock signal generated. Phase noise describes the same phenomenon in the frequency domain (the phase noise of a signal is the Fourier transform of the jitter) and is usually expressed in dBc/Hz.

Output frequency

It is defined as the range of frequencies that the PLL is capable of generating and can be determined by the VCO output range and the division ratio of the feedback frequency divider. This is a key metric in establishing the application of the PLL (e.g., clock generation or RF synthesizer) and it bears

significant importance in the design process due to the tradeoff it has with the phase noise performance of the PLL.

Loop bandwidth

The closed-loop bandwidth of a PLL is the frequency range over which the PLL can track the phase/frequency variations of the input signal (from DC to -3 dB from the open-loop gain). It affects the acquisition time and phase noise performance of the PLL.

Noise bandwidth dfbdfb Lock-in time Pull-in time danan Lock-in range adnna Pull-in range anan Pull-out range nana

 ${\bf Hold\ range}$

fdan

| adfn | | | | |
|-------------------|--------------------------------|--|--|--|
| Power consumption | | | | |
| dfanna | | | | |
| Spurious tones | | | | |
| fdafdhdhdah | | | | |
| 2.1.3 | Analog phase-locked loops | | | |
| dfanadn | | | | |
| 2.1.4 | Linearized model | | | |
| daan | | | | |
| 2.1.5 | Digital phase-locked loops | | | |
| anan | | | | |
| 2.2 | Time-to-digital converters | | | |
| 2.2.1 | Delay-locked loop fundamentals | | | |
| 2.2.2 | TDC as a phase detector | | | |
| 2.3 | 65 nm CMOS technology | | | |

 \mathbf{SNR}

Literature review

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

cursus luctus mauris. [1]

Methodology

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

cursus luctus mauris.

Results

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

cursus luctus mauris.

Discussion

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

cursus luctus mauris.

Conclusion

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

cursus luctus mauris.

Appendix A

Appendix

Quisque ullamcorper placerat ipsum. Cras nibh. Morbi vel justo vitae lacus tincidunt ultrices. Lorem ipsum dolor sit amet, consectetuer adipiscing elit. In hac habitasse platea dictumst. Integer tempus convallis augue. Etiam facilisis. Nunc elementum fermentum wisi. Aenean placerat. Ut imperdiet, enim sed gravida sollicitudin, felis odio placerat quam, ac pulvinar elit purus eget enim. Nunc vitae tortor. Proin tempus nibh sit amet nisl. Vivamus quis tortor vitae risus porta vehicula.

Bibliography

[1] Mark Van Paemel. "Analysis of a charge-pump PLL: A new model". In: IEEE Transactions on communications 42.7 (1994), pp. 2490–2498.