





Finally, the SR generates the CDL control codes,  $C[15:1]$ , for selecting the correct CDL output and the TDC search mode is completed with a coarsely locked phase difference of less than one  $t_{CDU}$  delay. After the TDC search mode, the DLL enters the binary search mode to initiate fine locking. The variable delay magnitude of the FDL is adjusted by the  $F[3:0]$  signals generated by the 4 bit SAR which is synchronised with the divide-by-2  $CLK_{IN}$ . In the binary search mode, the quantisation error caused by the delay cell of the CDL is further minimised within eight ( $= 4 \times 2$ ) clock cycles by the 4 bit FDL, resulting in a fine delay resolution of  $t_{CDU}/2^4 = 2.5$  ps in this design. After the binary search is completed, the DLL starts sequential tracking by converting the 4 bit SAR into a sequential counter. Moreover, a 4 bit counter operation is activated in the SR by the UP/DN and SHIFT signals generated by the SRC. The SAR and the SR together operate as an 8 bit counter and the DLL maintains a closed-loop to track PVT variation continuously. This TDC-based hybrid search algorithm inherently avoids the false lock and harmonic lock problems. By bypassing the CDUs in the CDL at high frequencies, a minimum intrinsic delay of 180 ps is achieved for the DCDL, resulting in a maximum simulated operating frequency of 5.5 GHz.



**Fig. 3** Die microphotograph and test CoB of proposed DLL



**Fig. 4** Experimental results

*a* Measured locking process at 3.0 GHz  
*b* Measured input and output clock jitter at 5.0 GHz

**Measurement results:** The proposed all-digital DLL was implemented in a 65 nm 1.0 V CMOS process and tested in a chip-on-board (CoB) assembly. Fig. 3 shows a die microphotograph and a test CoB of the proposed DLL, which has an active area of 0.025 mm<sup>2</sup>. Fig. 4*a* shows the measured locking process of the DLL at 3 GHz, taking three cycles for coarse locking and eight cycles for fine locking. The LOCK signal goes to high after the third clock cycle, which is a clear indication that the DLL has achieved fast locking as illustrated in Fig. 1*b*. The arbitrary waveform generator (Anritsu MP1763C) is used to provide the input reference clock to the test CoB. As shown in Fig. 4*b*, with a measured peak-to-peak (p-p) input clock jitter of 8 ps, the p-p and the root-mean-square jitter of the output clock at 5.0 GHz are 14 and 1.567 ps, respectively. The effective p-p output clock jitter is ~6 ps under the assumption that the input jitter is included in the output [3].

The proposed DLL achieves a frequency range of 1.5–5.0 GHz and dissipates 6.9 mW at 5 GHz ( $= 1.38$  mW/GHz). As shown in Table 1, compared with the state-of-the-art multi-GHz digital DLLs, the proposed DLL achieves almost  $2\times$  higher maximum operating frequency. Although the output clock p-p jitter of [4] is the lowest, the maximum operating frequency of [4] is limited to 2.73 GHz. Although [5] achieves fast locking of two cycles, its p-p jitter is too high. The proposed DLL achieves the highest operating frequency among the state-of-the-art digital DLLs, while maintaining a small area, low jitter, and fast locking performance.

**Table 1:** Performance comparison of state-of-the-art DLLs

	[3]	[4]	[5]	This work
Process and supply	130 nm/ 1.5 V	55 nm/ 1.0 V	65 nm/1.2 V	65 nm/ 1.0 V
Active area (mm <sup>2</sup> )	0.03	0.018	0.016	0.025
Minimum frequency (GHz)	1.5	0.1	0.3	1.5
Maximum frequency (GHz)	2.5	2.5	3.0	5.0
Locking time (cycles)	24	8	2	11(= 3 + 8)
Input clock p-p jitter (ps)	NA	NA	NA	8 at 5 GHz
Output clock p-p jitter (ps)	14 at 2.5 GHz	3 at 2.5 GHz	29.4 at 1.6 GHz	14 at 5 GHz
Normalised power (mW/GHz)	12	0.784	0.833	1.38

**Conclusion:** A high-speed all-digital DLL for future memory systems beyond DDR4 is presented in this Letter. By utilising a new hybrid search algorithm and a disposable TDC, the DLL achieves fast locking while consuming low power. The proposed TDC-based hybrid search DLL inherently avoids the false lock and harmonic lock problems and achieves high-frequency operation up to 5 GHz by minimising the intrinsic delay of the DCDL. The proposed all-digital DLL can be easily adopted in post-DDR4 SDRAMs that require both an operating frequency of over 3.2 GHz and a fast locking time with a small area, low jitter, and low power dissipation.

**Acknowledgments:** This work (C0336939) was supported by the Business for Cooperative R&D between Industry, Academy, and Research Institute funded Korea Small and Medium Business Administration in 2015.

© The Institution of Engineering and Technology 2015

Submitted: 15 August 2015 E-first: 30 October 2015

doi: 10.1049/el.2015.2876

One or more of the Figures in this Letter are available in colour online.

Dongyeol Lee and Jongsun Kim (*Electronic and Electrical Engineering, Hongik University, 94 Wausan-ro, Mapo-gu, Seoul 121791, Republic of Korea*)

✉ E-mail: js.kim@hongik.ac.kr

## References

- Chung, C., and Lee, C.: 'A new DLL-based approach for all-digital multiphase clock generation', *IEEE J. Solid-State Circuits*, 2004, **39**, pp. 469–475
- Kang, H., Ryu, K., Jung, D., *et al.*: 'Process variation tolerant all-digital 90° phase shift DLL for DDR3 interface', *IEEE Trans. Circuits Syst.*, 2012, **59**, pp. 2186–2196
- Yang, R., and Liu, S.: 'A 2.5 GHz all-digital delay-locked loop in 0.13 μm CMOS technology', *IEEE J. Solid-State Circuits*, 2007, **42**, pp. 2338–2347
- Wang, J., and Cheng, C.: 'An all-digital delay-locked loop using an in-time phase maintenance scheme for low-jitter gigahertz operations', *IEEE Trans. Circuits Syst.*, 2015, **62**, pp. 395–404
- Kim, K., Son, S., Ryu, S., *et al.*: 'A 1.3-mW, 1.6-GHz digital delay-locked loop with two-cycle locking time and dither-free tracking', *IEEE Symp. VLSI Circuits Dig. Tech. Pap.*, 2013, pp. 158–159
- Han, S., and Kim, J.: 'A 0.1–1.5 GHz all-digital phase inversion delay-locked loop', *IEEE Asian Solid-State Circuits Conf. (A-SSCC) Dig. Tech. Pap.*, Singapore, November 2013, pp. 341–344