

2024 21st International SoC Design Conference (ISOC) | 979-8-3503-7708-8/24/\$31.00 ©2024 IEEE | DOI: 10.1109/ISOC62682.2024.10762722

Department of Electronic and Electrical Engineering, Hongik University, Seoul, Korea
js.kim@hongik.ac.kr

Keywords; RCD, PLL, TDC, FLL, DLL

A registering clock driver (RCD) [1] is an electronic component that distributes clock signals to various DDR4 and DDR5 memory modules and subsystems in a computer or electronic system, ensuring synchronized and minimal skew signals. The RCD market is growing rapidly due to the rising demand for high-performance computing systems and data centers, which require efficient clock distribution networks. RCDs are essential for precise and reliable clock distribution in these systems. A key technical element in RCD technology is the design of fast-lock phase-locked loops (PLLs).

PLLs are being adopted over delay-locked loops (DLLs) for clock generation in RCDs that do not require frequency multiplication [2]. This is due to PLLs' ability to filter jitter effectively through their limited loop bandwidth, a critical feature for RCD applications. Unlike DLLs, which have all-pass jitter transfer characteristics, PLLs offer essential jitter suppression for stable and reliable clock distribution, particularly in I/O interface systems where there is latency mismatch between the clock and data paths [3]. In addition, the fast-lock feature allows the PLL to quickly achieve phase and frequency lock with the reference clock, reducing the time it takes to stabilize the clock signal after power-up or frequency changes. However, [2] does not address the fast-lock function.

This paper presents a novel fast-lock all-digital PLL (ADPLL) for RCD applications. The ADPLL employs a new time-to-digital converter (TDC)-based FLL to achieve rapid lock times. Implemented in a 40-nm 1.1V CMOS process, the ADPLL operates within a frequency range of 1.5 to 3.2 GHz. It achieves frequency and phase lock within 310 ns. Post-layout simulations indicate an RMS jitter of 0.87 ps, with a power consumption of 6.2 mW at 2.7 GHz.

Fig.1 shows the block diagram of the proposed ADPLL. It consists of a bang bang phase detector (BBPD), a main digital

The diagram illustrates the PLL architecture, which is divided into three main functional blocks: **Main_DLF**, **TDC-based FLL**, and **DCO**.

- Main_DLF (Main Delay-Locked Loop):** This block is enclosed in a red box. It receives CLK_{REF} and DLF_En as inputs. The CLK_{REF} is also fed into a **BB PD** (Base Band Phase Detector) and a **/8** divider. The **BB PD** output is split: one path goes through a multiplier 'a' (labeled **Proportional Path**) to a **P-DCW** block, and the other path goes through a multiplier 'b' (labeled **Integral Path**) to a summing junction. The output of the summing junction goes through an **I-DCW** block. The outputs of the **P-DCW** and **I-DCW** blocks are summed at another junction to produce $DCW1[11:0]$. A feedback loop from $DCW1[11:0]$ passes through a **MUX** (Multiplexer) and a **DCO** (Digital-to-Analog Converter) block to produce CLK_{OUT} . The **MUX** also receives $DCW2[11:0]$ from the **FLL_DLF** block. The **FLL_DLF** block receives $DCW1[11:0]$ and FLL_Lock as inputs and outputs $DCW2[11:0]$ and FLL_Lock . The **FLL_DLF** block also receives INT_CLK from the **/8** divider. The **FLL_DLF** block has a feedback loop from $DCW2[11:0]$ through a **Q** block and a **D** block to a summing junction before the **I-DCW** block. The **FLL_DLF** block also receives FLL_Lock as an input.
- TDC-based FLL (Time-to-Digital Converter based Frequency-Locked Loop):** This block is also enclosed in a red box. It receives TDC_{EN} and TDC_{IN} as inputs. The TDC_{IN} is also fed into a **/32** divider. The **/32** divider output is split: one path goes through a **TDC** (Time-to-Digital Converter) block, and the other path goes through a **9-bit Comparator** block. The **TDC** block outputs $T_{REF}[8:0]$ and $T_{DCO}[8:0]$ to **Register A** and **Register B** respectively. The outputs of **Register A** and **Register B** are compared in the **9-bit Comparator** block. The output of the **9-bit Comparator** block is **Comp**, which is fed into the **FLL Controller** block. The **FLL Controller** block outputs FLL_Lock , DLF_En , and $FLL[7:0]$ to the **Main_DLF** block. The **FLL Controller** block also receives FLL_Lock as an input. The **FLL Controller** block has a feedback loop from $FLL[7:0]$ through a **D** block and a **Q** block to a summing junction before the **TDC** block. The **FLL Controller** block also receives DLF_En as an input.
- DCO (Digital-to-Analog Converter):** This block receives CLK_{OUT} and $DCW1[11:0]$ as inputs and outputs CLK_{OUT} .

Fig. 1. Block diagram of the proposed ADPLL




Fig. 2. Frequency locking process of the proposed TDC-based FLL

Fig.2 shows the frequency locking process of the proposed TDC-based FLL. When the TDC_{EN} signal is enabled, the period of the reference clock (= T_{REF}) is measured by the cyclic-Vernier TDC [4] and stored in the register A. Then, when the TDC_{EN} signal is activated repeatedly, the TDC measures the period of the output clock (= T_{OUT}) and stores it in the register B. The 9-bit comparator compares the values of

register A and register B, adjusting the FLL[7:0] control signal of the FLL_DLF using a successive approximation register (SAR)-controlled binary search algorithm until the values match and the "Same" signal is asserted. At the start of PLL operation, the DCW2[11:0] value initializes at the midpoint and is directly applied to DCW[11:0], the DCO control signal, enabling rapid frequency lock completion.

Once frequency locking is achieved and the FLL_Lock and DLF_EN signals are activated, the TDC-based FLL is disabled. The system then switches to phase locking mode, where the BBPD and the Main_DLF become operational.




Fig. 3. Chip layout of the proposed ADPLL




Fig. 4. Post-layout simulated locking process of the ADPLL at 2.7 GHz




Fig. 5. Post-layout simulated jitter and phase noise simulation results at 2.7 GHz

III. EXPERIMENTS RESULTS

The proposed ADPLL is implemented in a 40nm 1.1-V CMOS process. Fig. 3 shows the layout of the proposed ADPLL with an active area of only 0.0345 mm². Fig. 4 displays the post-layout simulated locking process of the ADPLL at 2.7 GHz. The TDC-based FLL achieves frequency lock within approximately 100 ns. Subsequently, the system transitions to operate as a digital bang-bang PLL, achieving

phase lock with a total lock time of approximately 310 ns. Fig. 5 shows the post-layout simulated jitter and phase noise performance at 2.7 GHz. The proposed PLL achieves a peak-to-peak (p-p) and an RMS jitter of 3.48 ps and 0.87 ps, respectively. Table 1 provides a performance comparison between the proposed ADPLL and other digital PLLs with high loop bandwidth.

IV. CONCLUSION

In this paper, a fast-lock all-digital PLL designed for DDR4/DDR5 RCD applications is introduced. The proposed all-digital PLL incorporates an innovative TDC-based FLL to achieve a rapid frequency lock time of just 100 ns, contributing to a total lock time of under 310 ns. Implemented in a 40-nm CMOS process, the PLL operates with a power consumption of only 6.2 mW at 2.7 GHz and supports a frequency range of 1.5–3.2 GHz. The simulated RMS jitter at 2.7 GHz is only 0.87 ps.

TABLE I. PERFORMANCE COMPARISON

	[2]	[5]	[6]	This work*
Process [nm]	28	65	28	40
Supply [v]	1.1	1.3	1.0	1.1
Output freq. (GHz)	1.05–3.2	3.35–5.6	3.25–6.25	1.5–3.2
RMS jitter (ps)	0.27	1.8	1.15	0.87
Power (mW)	12.1	22.5	21.23	6.2
Lock time (μs)	-	2.19	1.5	0.31

* Post-layout simulation results

ACKNOWLEDGMENT

This work was supported by Korea Institute for Advancement of Technology (KIAT) grant funded by the Korea Government (MOTIE) P0020966. This work was also supported by National R&D Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science and ICT (2022M318A1077243). The EDA tools were supported by IDEC.

REFERENCES

- [1] JEDEC Standard, "DDR5 registering clock driver definition (DDR5RCD01)," <https://www.jedec.org/standards-documents/docs/jesd82-511>, 2021.
- [2] Y. Song, H.Ko, C. Kim and D. Jeong, "A 1.05-to-3.2 GHz all-digital PLL for DDR5 registering clock driver with a self-biased supply-noise-compensating ring DCO," in IEEE TCAS-II, Vol.69, No.3, March 2022.
- [3] M. Hossain and A. Chan Carusone, "7.4 Gb/s 6.8 mW source synchronous receiver in 65 nm CMOS," in IEEE JSSC, Vol. 46, no. 6, pp. 1337-1348, June 2011.
- [4] J. Jin, S. Kim and J. Kim, "A fast-lock all-digital clock generator for energy efficient chiplet-based systems," in IEEE Access, pp. 124217-124226, 2022.
- [5] K. S. Park, W. Bae, J. Lee, J. Hwang, and D.-K. Jeong, "A 6.7–11.2 Gb/s, 2.25 pJ/bit, single-loop referenceless CDR with multi-phase, oversampling PFD in 65-nm CMOS," in IEEE JSSC, vol. 53, no. 10, pp. 2982–2993, Oct. 2018.
- [6] C. Yu, E.Sa, S.Jin and J.Burm, "A 6.5-12.5-Gb/s half-rate single-loop all-digital referenceless CDR in 28-nm CMOS" in IEEE JSSC, vol.54, pp. 2831-2841, 2020.