6002 Datasheet V1.4



ARM Star&HIFI4 Dual Core, up to 8M PSRAM, QFN64

Datasheet - production data

Core

■ ARM STAR, Maxim speed: 300MHz

■ HIFI4, Maxim speed: 300MHz

■ NPU(128G), Maxim speed: 300MHz

■ Hardware multiplier and hardware divider

■ Support 2 wire(SWD) and 4 wire(JTAG) debug port

Memory

- 8MB Flash
- 8MB PSRAM
- Total 1MB internal SRAM(ARM&HIFI4 share)

Clock

- Programmable clock source select
 - External 24Mhz high speed crystal
 - External 32KHz low speed oscillator(option)
 - Internal 32KHz low speed oscillator
 - PLL up to 300Mhz

Power supply

■ Single power 2.7V to 5.5V

Audio Codec


- 4 channel differential audio ADC input
- 2 channel differential audio DAC output

General Digital IO

■ Up to 32 general digital IO

Communication interface

- 1 DVP input
- 4 UART standard communication port
- 2 SPI standard communication port
- 2 I2C standard communication port
- 3 I2S standard communication port
- 4 DMIC Input
- 1 USB1.1 full speed Device
- 1 SDIO standard communication port
- 6 touch pad input support



General Purpose Timer

- 1 timer with 8 independent channels
- Support 4 LEDC output and 8 PWM output

DVF

- Data Format: YUV422, YUV420, Raw Data
- ■8-bit to 12-bit configurable
- Scalable image size (raw data specified):

1280x720 / 60 fps 640x480 / 120 fps

■ Higher rates are possible with smaller images

SAR ADC

- Up to 3 external channels input, 2 internal channels
- 3 internal channels(1/6 VDD, 1/8 VCC, Keysense)
- Resolution: 12bit, Sample Rate: 1MHz(Max)

Touch Pad

■ Up to 6 touch pad input

IWDG

- 32KHz low speed oscillator
- 32 bit free running counter

UART

- 4 UART interface
- Infrared supported

Working Condition

■ Working temperature: -40°C to +85°C

Development tools

■ Full function embedded debugging environment

Package: QFN64



Contents

| on | itents | 3 |
|----|--|---|
| | Genera | al Description5 |
| | Block [| Diagrams 5 |
| | PIN ma | apping and Description6 |
| 3. | 1 | Pin mapping6 |
| 3. | 2 | Pin descriptions6 |
| | Functio | on overview 10 |
| 4. | 1 | Core10 |
| 4. | 2 | Memory10 |
| 4. | 3 | Clock Control |
| 4. | 4 | IO Port |
| 4. | 5 | GPT10 |
| 4. | 6 | SAR ADC11 |
| 4. | 7 | Audio Codec11 |
| 4. | 8 | DVP11 |
| 4. | 9 | IWDG12 |
| 4. | 10 | UART12 |
| 4. | 11 | SPI |
| 4. | 12 | I2C12 |
| 4. | 13 | RTC12 |
| 4. | 14 | NPU12 |
| 4. | 15 | FCC ram controller |
| 4. | 16 | PDM2PCM |
| 4. | 17 | CRYPTO13 |
| 4. | 18 | EFUSE controller |
| 4. | 19 | True random number generator13 |
| 4. | 20 | I2S interface |
| 4. | 21 | USB1.1 full speed Device13 |
| 4. | 22 | SDIO14 |
| 4. | 23 | Power Management Unit14 |
| | 3. 3. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. | Genera Block I PIN ma 3.1 3.2 |



| | 4.24 | Touch | 14 |
|---|--------|---------------------------------------|----|
| | 4.25 | Audio ADC&DMIC&I2S | 14 |
| | 4.26 | Boot mode | 14 |
| 5 | Electr | ical characteristics | 16 |
| | 5.1 | Parameter conditions | 16 |
| | 5.1.1 | Minimum and Maximum values | 16 |
| | 5.1.2 | Typical values | 16 |
| | 5.1.3 | Loading capacitor | 16 |
| | 5.1.4 | Pin input voltage | 16 |
| | 5.2 | Operating conditions | 16 |
| | 5.2.1 | Absolute maximum ratings | 16 |
| | 5.2.2 | I/O port characteristics | 17 |
| | 5.2.3 | IO AC characteristics | 17 |
| | 5.2.4 | nRESET pin characteristics | 18 |
| | 5.2.5 | Supply current characteristics | 18 |
| | 5.2.6 | Wakeup time from sleep modes | 18 |
| | 5.2.7 | External clock source characteristics | 18 |
| | 5.2.8 | Internal clock source characteristics | 18 |
| | 5.2.9 | PLL characteristics | 19 |
| | 5.2.10 | EMC | 19 |
| 6 | Packa | ge information | 19 |
| | 6.1 | QFN64(8*8mm) Package information | 19 |
| | 6.2 | Thermal characteristics | 20 |
| 7 | Reflo | ν profile | 21 |
| | 7.1 | Reflow graph | |
| | 7.2 | SMT Reflow condition | |
| 8 | | ıt | |
| | | | |
| 9 | Applic | cation Diagram | 22 |



1 General Description


CSK6 serial is a dual core microcontroller with embedded ARM STAR core & HIFI4 core. ARM Star is designed for 32-bit microcontroller applications, offering performance, low power, simple instruction set and addressing together with reduced code size compared to exiting solutions. HIFI4 is designed for audio coder and decoder such as mp3, AAC, flac..... Independent NPU is designed for neural network operation.

Target applications: smart home appliance

The CSK6 serial can run up to 300MHz. Thus it can afford to support a variety of industrial control and applications which need high CPU performance. The CSK6 serial has up to 1M bytes internal data SRAM.

Many system level peripheral functions, such as IO port, DVP, Timer, Watchdog Timer, UART, SPI, I2C, DMA, PLL, USB1.1 (Full speed), RTC, SDIO are supported.


2 Block Diagrams





3 PIN mapping and Description

3.1 Pin mapping



3.2 Pin descriptions

| Pin number | Pin name | Descriptions | | | |
|------------|-----------|---|--|--|--|
| 1 | GPIO_A_14 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed | | | |
| | | nctions | | | |
| 2 | GPIO_A_15 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed | | | |
| | | nctions, (Boot ROM UART programming pin) | | | |
| 3 | GPIO_A_16 | ulti-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed | | | |
| | | nctions | | | |
| 4 | GPIO_A_17 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed | | | |
| | | functions | | | |
| 5 | GPIO_A_18 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed | | | |
| | | functions, (Boot ROM UART programming pin) | | | |



| 6 | GPIO_A_19 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
|----|--------------------|---|
| 7 | GPIO_A_20 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 8 | GPIO_B_11/USB_DM | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 9 | GPIO_B_10/USB_DP | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 10 | VDD_CORE_2 | Should connect with VDD_CORE |
| 11 | GPIO_B_08/GPADC_2 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 12 | GPIO_B_07/GPADC_1 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 13 | GPIO_B_06/GPADC_0 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 14 | TST | Test pin, default pull up. 0: test mode 1: normal mode |
| 15 | RESETN | Reset pin input, default pull up |
| 16 | GPIO_B_05/KEYSENSE | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 17 | GPIO_B_04 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 18 | GPIO_B_03 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 19 | GPIO_B_02/CBT_2 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 20 | GPIO_B_01/CBT_1 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 21 | GPIO_B_00/CBT_0 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 22 | XTAL_OUT | 24MHz crystal |
| 23 | XTAL_IN | 24MHz crystal |
| 24 | VAD_AON | Internal LDO output, 1uf cap recommended |
| 25 | VCC | Power input : 2.7V-5.5V |
| 26 | VDD_IO | Internal LDO output, 4.7uF cap recommended |
| 27 | AVSS_AUD | GND |
| 28 | AVDD_AUD | Internal LDO output, 2.2uF cap recommended |
| 29 | VREF | Audio codec reference input |
| 30 | VMID | Internal LDO output, 4.7uF cap recommended |
| 31 | MICBIAS0 | Mic bias output,Cload=2.2uF |
| 32 | MICBIAS1 | Mic bias output,Cload=2.2uF |
| 33 | LIN_R_P | LINE right channel differential inputs positive |
| 34 | LIN_R_N | LINE right channel differential inputs negative |



| 35 | LIN_L_P | LINE left channel differential inputs positive |
|----|------------------|---|
| 36 | LIN_L_N | LINE left channel differential inputs negative |
| 37 | MICO_P | Mic input positive |
| 38 | MICO_N | Mic input negative |
| 39 | MIC1_P | Mic input positive |
| 40 | MIC1_N | Mic input negative |
| 41 | MIC2_P | Mic input positive |
| 42 | MIC2_N | Mic input negative |
| 43 | MIC3_P | Mic input positive |
| 44 | MIC3_N | Mic input negative |
| 45 | VDD_CORE | internal LDO output, 4.7uF cap recommended, should connect with VDD_CORE_2 |
| 46 | VDD_IO2 | Internal DC-DC input, 10uF cap recommended |
| 47 | VBK_PVSS | DC-DC GND |
| 48 | VBK_SW | DC-DC switch out, 3.3uH inductor connected |
| 49 | VBK_IN | DC-DC Input power: 2.7V-5.5V |
| 50 | GPIO_A_00/SWDCLK | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 51 | GPIO_A_01/SWDTMS | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 52 | GPIO_A_02 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 53 | GPIO_A_03 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 54 | GPIO_A_04 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 55 | GPIO_A_05 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 56 | GPIO_A_06 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 57 | VDD_IO_1 | Input power connect with VDD_IO |
| 58 | GPIO_A_07 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 59 | GPIO_A_08 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 60 | GPIO_A_09 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 61 | GPIO_A_10 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 62 | GPIO_A_11 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed functions |
| 63 | GPIO_A_12 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed |
| | | functions |



| 64 | GPIO_A_13 | Multi-Purpose Digital I/O, please refer to the 60XX_IOMUX.xlsx for the detailed |
|----|-----------|---|
| | | functions |
| 65 | EPAD | Connect with GND |

Note:pull up resister is configured as 80K



4 Function overview

4.1 Core

- ARM STAR&HIFI4 dual core runs up to 300 MHz
- Independent NPU
- Hardware multiplier and hardware divider.
- Embedded Debug Module supports serial debug port(2-wire) and JTAG debug(4-wire)

4.2 Memory

- Internal flash 8MB
- Totally 1088KB SRAM shared by ARM and HIFI4
- Dedicated 96KB SRAM for NPU block

4.3 Clock Control

- Programmable system clock source
- External 24 MHz high speed crystal input to provide reference clock for system
- Internal 32 KHz low speed oscillator with calibration
- PLL allows CPU operation up to 300MHz with the system oscillator

4.4 IO Port

- Up to 32 general-purpose I/O(GPIO) pins
- GPIO configuration
- Quasi-bidirectional (Pull-up Enable)
- Pull down
- Push-pull (Output)
- Input only (high-impedance)
- I/O pin can be configured as interrupt source with edge/level setting
- Flexible IO function select
- 5V tolerance IO for GPIOA


4.5 GPT


The multi-function timer provides the following 6 usage scenarios depending on the Channel Mode register bit configurations. PWM maximum output frequency is 50MHz.

- Timer mode support 8/16/32bit Timer
- Input capture mode
 Capture count mode is used to capture input pulse count, and capture time mode is used to capture pulse width.
- PWM mode

PWM can be configured as central-aligned mode(left picture below) and edge-aligned mode(right picture below):







LEDC output mode

4.6 SAR ADC

- 12-bit resolution, up to 3 channels, up to 1Msps, 24MHz ADC clock
- Configurable hardware ADC trigger sources
- User configurable n-times ADC sampling
- Dedicated ADC Data FIFO for each ADC channel
- Configurable ADC sampling duration
- Configurable waiting time for next Round A/D conversion
- switch on/off control
- ADC trimming
- ADC channel selection
- External/internal VREF selection
- Real voltage caculation:

Reg_{adc value} = ADC register value

Voltage = (Reg_{adc value} - 2048)/2048*3.3

4.7 Audio Codec

- Audio sample rates support 8KHz to 96KHz in playback (DAC) path
- Audio sample rates support 8KHz, 16KHz, 44.1KHz or 48KHz in record (ADC) path
- DAC SNR about 95dB, THD -85dB ('A'-weighted @ 8-48ks/s)

ADC SNR about 95dB, THD -85dB ('A'-weighted @ 8-48ks/s)

- 32bit APB Control Interface to ADC01separately
- 32bit APB Control Interface to ADC23 and DAC01separately
- Programmable gain setting and soft mute control in digital part
- Programmable ALC Loop / Noise Gate setting in ADC path

Programmable ADC High Pass Filter (wind noise reduction included)

Programmable ADC Notch Filter is selectable

- Two stereo digital Microphone support for ADC01and ADC23
- Output Gain/Volume and mute control

4.8 DVP

- Designed as an AHB Master component that can access the memory without DMAC service
- Image frame complete notice and buffer switching
- Support separate components 4:2:2 output format in line buffer for JPEG encoding



4.9 IWDG

- Clocked from an internal 32 KHz low speed oscillator or from 32768Hz crystal if available
- 32-bit free running counter
- Selectable timer-out interval

4.10 UART

- Four UART interface(1 for debug)
- Three UART Support the hardware flow control (CTS/RTS) so that WIFI can be supported through UART interface
- UARTO-UART2 Supports the hardware handshake for DMA
- Up to 3Mb/s baudrate settting

4.11 SPI

- Three SPI interfaces
- Maxim 50Mb/s for master mode
- Maxim 25Mb/s for slave mode
- One spi of QSPI function must be used for embedded nor flash or external flash
- Supports the master mode and the slave mode
- Supports memory mapped access (read-only) through AHB bus
- Supports the hardware handshake for DMA
- Supports the dual I/O and guad I/O modes(QSPI)

4.12 I2C

- Two I2C interface is available
- Programmable to be a master or a slave device
- Programmable clock/data timing
- Supports the I2C-bus Standard-mode (100 kb/s), Fast-mode (400 kb/s) and Fast-mode plus (1 Mb/s)
- Supports the hardware handshake for DMA
- Supports the master-transmit, master-receive, slave-transmit and slave-receive modes
- Supports the multi-master mode
- Supports 7-bit and 10-bit addressing
- Supports general call addressing
- Supports auto clock stretch

4.13 RTC

- Supports software compensation by setting frequency compensate register
- The frequency of clock source (before the clock divider) for the counter is 32.768KHz
- Separate second, minute, hour and day counters
- Periodic interrupts: half-second, second, minute, hour and day interrupts
- Programmable alarm interrupt with specified second, minute and hour numbers

4.14 NPU

- Matrix and vector operation accelerator
- AHB master interface for data read and write



- APB interface for register configuration
- Has interrupt signals
- Support reverse order storage, overflow detection, shift location

4.15 FCC ram controller

- Maxim 200MHz
- Arbitrate the data access request from CPU, HIFI4, NPU and DMAC
- Partition the NPU memory into several spaces
- If the access from different agents are in different spaces, all of them can be done without wait
- Flexible priority setting: If the accesses from different agents are in the same space, the priority can be set be user through register

4.16 PDM2PCM

- Support data conversion of PDM data from digital microphone to standard PCM data
- CIC filter in always on domain, half-band and memory in main power domain

4.17 CRYPTO

- Support inside chip AES128 + SHA256 for secure communication
- AHB master interface for data read and write
- APB interface for register configuration

4.18 EFUSE controller

- Read EFuse content after receiving reset release signal from the reset sequence control
- Provide the data to Crypto engine for encryption/decryption usage
- Provide the data to QSPI encrypt wrapper to protect the content of NOR flash

4.19 True random number generator

- True random generator with mixed analog digital implementation to provide true random number
- Register configuration and generated random number can be accessed through APB bus

4.20 I2S interface

- Support extended microphone inputs
- Support I2S audio inputs and outputs
- 3 independent I2S modules
- Input or output signal can be TDM extended
- Register configuration and data operation through APB bus

4.21 USB1.1 full speed Device

- One set of USB 1.1 FS Device 12 Mbps
- On-chip USB Transceiver
- Supports Control, ISO in/out, Bulk in/out, Interrupt in/out transfers
- Provides 8 programmable endpoints
- Supports maximum 1K Bytes for isochronous transfer and maximum 64 Bytes for Bulk and interrupt transfer



Each endpoint is configurable

4.22 SDIO

- Maxim 25MHz output clock
- Compliant with SD host controller standard specification, version 3.0
- Supports both DMA and non-DMA data transfers
- Compliant with SD physical layer specification, version 3.0
- Supports UHS50/UHS104 SD cards
- Supports configurable SD bus modes: 4-bit mode and 8-bit mode
- Compliant with SDIO card specification, version 3.0
- Compliant with eMMC card specification, version 5.1 mandatory part
- Supports configurable 1-bit/4-bit SD card bus and 1-bit/4-bit/8-bit EMMC card bus
- Configurable CPRM function for security
- Built-in generation and check for 7-bit and 16-bit CRC data
- Card detection (Insertion/Removal)

4.23 Power Management Unit

- Supports Sleep mode to reduce power consumption
- Supports the wake up through RTC, timer and Key-in from IO
- Supports the wake up through VAD
- Supports system wakeup through touch

4.24 Touch

Supports touch point detection

4.25 Audio ADC&DMIC&I2S

 Audio adc share internal memory with DMIC, I2S. The following table describes the restrictions on combination use:

| Occupied ADC/DAC | Available I2S | Available DMIC | Description |
|-----------------------|------------------------|----------------|------------------------------|
| ADC01 only, no DAC | 12S1, 12S2 | DMIC2, DMIC3 | |
| ADC23 only, no DAC | I2S0, I2S1 or I2S2 | DMICO, DMIC1 | I2S1 or I2S2 (either-or) |
| ADC01+ADC23, no DAC | I2S1 or I2S2 | None | I2S1 or I2S2 (either-or) |
| ADC01 only, with DAC | 12S0, 12S2(IN) | DMIC2, DMIC3 | 12S2(IN) |
| ADC23 only, with DAC | I2S0, I2S1 or I2S2(IN) | DMICO, DMIC1 | I2S1 or I2S2(IN) (either-or) |
| ADC01+ADC23, with DAC | I2S1 or I2S2(IN) | None | I2S1 or I2S2(IN) (either-or) |

4.26 Boot mode

| GPIOB0 | GPIOB1 | Mode Description |
|--------|--------|------------------|
| 1 | 1 | Nor Flash boot |
| 1 | 0 | UART |
| 0 | 1 | Reserved |



| 0 | 0 | DSP boot only |
|---|---|---------------|
| | | • |

• GPIOA15(RXD) & GPIOA18(TXD) are configured as UART function in uart boot mode



5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to Vss.

5.1.1 Minimum and Maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at 25 °C and max temperature in the range.

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on TA = 25 °C, VCCIN = 5 V (for the 2.7 V \leq VCCIN \leq 5 V voltage range). They are given only as design guidelines and are not tested.

5.1.3 Loading capacitor

The loading capacitor used for pin parameter measurement is 10pf.

5.1.4 Pin input voltage

The input voltage measurement on a pin of the device is through current source device.

5.2 Operating conditions

5.2.1 Absolute maximum ratings

Table. Voltage Characteristics

| Symbol | Ratings | Min | Max | Unit |
|---------------------|---|-------|-----|------|
| $V_{CCIN} - V_{SS}$ | External supply voltage | - 0.3 | 5.5 | V |
| | | | | |
| V _{IL} | Input Low Voltage on signal pin | -0.3 | 0.8 | V |
| V _{IH} | Input High Voltage on signal pin(PortA) | 2 | 5.5 | V |
| V _{IH} | Input High Voltage on signal pin(PortB) | 2 | 3.6 | V |
| V _{OL} | Output Low Voltage on signal pin | | 0.4 | V |



| V _{OH} Output High Voltage on signal pin | 2.4 | | V |
|---|-----|--|---|
|---|-----|--|---|

5.2.2 I/O port characteristics

Table 6.2.2 I/O static characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|--|--|------|-----|------|------|
| V _{IL} | Standard IO Input low level voltage | $2.7V \le VCCIN \le 5.5V$ $T_A=25$ °C | -0.3 | | 0.8 | V |
| V _{IH} | Standard IO input high level voltage(PortA) | $2.7V \le VCCIN \le 5.5V$ $T_A = 25^{\circ}C$ | 2 | | 5.5 | V |
| V _{IH} | Standard IO input high level voltage(PortB) | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | 2 | | 3.6 | V |
| V _{hys} | Standard IO Schmitt trigger voltage hysteresis | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | | 220 | | mV |
| V _{OL} | Output Low Voltage | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | | | 0.4 | V |
| V _{OH} | Output High Voltage | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | 2.4 | | | V |
| I _{OL} | Low Level Output Current | $2.7V \le VCCIN \le 5.5V$ $T_A=25$ °C | | 15 | | mA |
| I _{OH} | High Level Output Current | $2.7V \le VCCIN \le 5.5V$ $T_A=25$ °C | | 22 | | mA |
| I _{Ikg} | Input leakage current | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | | 1 | | uA |
| R _{PU} | Pull up equivalent resistor | | 74k | 80k | 158k | Ω |
| R _{PD} | Pull down equivalent resistor | | 62k | 75k | 203k | Ω |
| C _{IO} | I/O pin capacitance | | | 5 | | pF |

Note: Only PORT A is 5V tolerance IO, Input voltage can be 5.5V maxium

5.2.3 IO AC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------|---|--|-----|-----|-----|--------|
| | Maxima | 2.7V ≤ VCCIN ≤ 5.5V | | 100 | | MHz |
| F _{max} (io)out | F _{max(io)out} Maximum frequency | T _A =25°C,C _L =10pf | | 100 | | IVITIZ |
| | | 2.7V ≤ VCCIN ≤ 5.5V | | 2.5 | | 20 |
| _ | output low to high level rise time | T _A =25°C, C _L =10pf | | 2.5 | | ns |
| I f(IO)out | | 2.7V ≤ VCCIN ≤ 5.5V | | 2.5 | | 20 |
| | | T _A =25°C, C _L =10pf | | 2.5 | | ns |



5.2.4 nRESET pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|-----------------------------|--|-----|-----|-----|-------|
| | Pull up equivalent resistor | 2.7V ≤ VCCIN ≤ 5.5V | | 001 | | Ω |
| R _{PU} | | T _A =25°C | | 80k | | |
| V | pDECET input pulse | 2.7V ≤ VCCIN ≤ 5.5V | | 1 | | 120.5 |
| $V_{(nRESET)}$ | nRESET input pulse | T _A =25°C, C _L =10pf | | 1 | | ms |

5.2.5 Supply current characteristics

| Symbol | Parameter | Conditions | f _{sysclk} (MHz) | Typical | Unit |
|-----------------|----------------------------------|--|---------------------------|---------|------|
| | | VCCIN = 5V, , External 24MHz | | | |
| | Supply current in | T _A =25°C, PLL ON, | 100 | 20 | mA |
| | RUN mode | AP ON, CP ON,NPU ON | 100 | 20 | IIIA |
| | | PSRAM off, nor flash cached | | | |
| I _{DD} | Supply current in | T _A =25°C,deep sleep mode entered, VAD mode | | | |
| | VAD&DEEPSLEEP | enabled with 1 audio ADC on(analog mic not | 24 | 1.8 | mA |
| | mode | included) | | | |
| | Supply current in DEEPSLEEP mode | T _A =25°C,deep sleep mode entered | 24 | 700 | uA |

5.2.6 Wakeup time from sleep modes

| Symbol | Parameter | Conditions | Typical | Unit |
|----------------------|-------------------|--|---------|------|
| t _{WUSLEEP} | Wakeup from Sleep | External pin wakeup(ROM boot not included) | <2 | ms |

5.2.7 External clock source characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------------------------|------------|-----|-----|-----|------|
| f _{osc} | External clock source frequency | | | 24 | | MHz |
| V _{OSCH} | OSC IN input pin high level voltage | | | 3.3 | | V |
| V _{OSCL} | OSC IN input pin low level voltage | | | 0 | | V |
| C _{IN(OSC)} | OSC IN input capacitance | | | 5 | | pF |
| Ducy _(OSC) | Duty cycle | | 45 | | 55 | % |
| IL | OSC IN input leakage current | | | 430 | | uA |

5.2.8 Internal clock source characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|-----------------------------|---|-----|-----|-----|------|
| f _{LSI} | Frequency | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | | 32 | | KHz |
| t _{su(LSI)} | LSI oscillator startup time | $2.7V \le VCCIN \le 5.5V$ $T_A=25^{\circ}C$ | | 5 | | S |



| | LSI oscillator power consumption | 2.7V ≤ VCCIN ≤ 5.5V | | 1 | |
|----------|-----------------------------------|----------------------|--|---|----|
| IDD(LSI) | List oscillator power consumption | T _A =25°C | | 1 | uA |

5.2.9 PLL characteristics


| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|-----------------------|------------|-----|-----|-----|------|
| f_{PLL_IN} | PLL input clock | | | 24 | | MHz |
| f _{PLL_OUT} | PLL output clock | | | 300 | | MHz |
| Jitter | Cycle-to cycle jitter | | | 10 | | ps |

5.2.10 EMC


| Symbol | Ratings | Conditions | Class | Maximum Value | Unit |
|-----------|---------------------------------|------------------------|-------|---------------|------|
| VESD(HBM) | Electrostatic discharge voltage | T _A = 25 °C | 2 | 2000 | V |
| | (human body model) | | | | |
| VESD(CDM) | Electrostatic discharge voltage | T _A = 25 °C | | 1000 | V |
| | (charge device model | | | | |

6 Package information

6.1 QFN64(8*8mm) Package information







| | Dime | ension in | sion in mm Dimension in inch | | | inch |
|--------|------|-----------|------------------------------|-------|----------|-------|
| Symbol | MIN | NOM | MAX | MIN | NOM | MAX |
| Α | 0.80 | 0.85 | 0.90 | 0.031 | 0.033 | 0.035 |
| A1 | 0.00 | 0.02 | 0.05 | 0.000 | 0.001 | 0.002 |
| A3 | | 0.20 REF | | | 0.008 RE | F |
| Ь | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 |
| D | 7.90 | 8.00 | 8.10 | 0.311 | 0.315 | 0.319 |
| Ε | 7.90 | 8.00 | 8.10 | 0.311 | 0.315 | 0.319 |
| D2 | 5.80 | 5.90 | 6.00 | 0.228 | 0.232 | 0.236 |
| E2 | 5.80 | 5.90 | 6.00 | 0.228 | 0.232 | 0.236 |
| е | | 0.40 BSC | ; | | 0.016 BS | С |
| L | 0.30 | 0.40 | 0.50 | 0.012 | 0.016 | 0.020 |
| K | 0.20 | | | 0.008 | | |
| R | 0.08 | | 0.13 | 0.003 | | 0.005 |
| aaa | | 0.10 | | | 0.004 | |
| bbb | | 0.07 | | | 0.003 | |
| ccc | 0.10 | | 0.004 | | | |
| ddd | 0.05 | | 0.002 | | | |
| eee | 0.08 | | | 0.003 | | |
| fff | | 0.10 | | | 0.004 | |

NOTE:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. REFERENCE DOCUMENT: JEDEC MO-220.

6.2 Thermal characteristics

The maximum chip-junction temperature, T₁max, in degrees Celsius, can be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \theta_{JA})$$

where:

- T_A max is the maximum ambient temperature in ${}^{\circ}C$,
- θ_{JA} is the package junction-to-ambient thermal resistance, in ${}^{\circ}C/W$,
- P_D max is the sum of P_{INT} max and $P_{I/D}$ max (P_D max = P_{INT} max + $P_{I/D}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}}\;\mathsf{max} = \; \Sigma \, (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \quad ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual VoL/IOL and VOH/IOH of the I/Os at low and high level in the application.


Table: Package thermal characteristics

| Symbol | Parameter | Value | Unit |
|--|--|-------------|------|
| θ да | Thermal resistance junction-ambient QFN64 – 8*8 mm | 28 | °C/W |
| T _{STG} Storage temperature range | | -65 to +150 | °C |
| T _J | Maximum junction temperature | 125 | °C |



7 Reflow profile

7.1 Reflow graph



7.2 SMT Reflow condition

| Parameter | Requirement |
|---|---|
| N2 purge reflow usage | Yes |
| O2 ppm level | <1500 ppm |
| Temperature Min(T _{smin}) | 150℃ |
| Temperature Max(T _{smax}) | 200℃ |
| $Time(t_s)from(T_{smin} to T_{smax})$ | 60-120 seconds |
| Ramp-up rate(T_L to T_P) | 3°C/second max |
| Liquidous temperature(T _L) | 217°C |
| $Time(t_L) \ maintained \ above \ T_L$ | 60-150 seconds |
| Peak package body temperature(T _P) | Tp must not exceed the Classification temp (T _C) in table |
| | below |
| Time(t_p)within $5^{\circ}\!$ | 30 seconds max |
| temperature(T _C) | |
| Ramp-down rate(T_P to T_L) | 6°C/second max |
| Time 25 $^{\circ}$ C to peak temperature | 8 minutes max |

| Package Thickness | Volume mm3 <350 | Volume mm3 350-2000 | Volume mm3 >2000 |
|-------------------|-----------------|---------------------|------------------|
| <1.6mm | 260℃ | 260℃ | 260℃ |



| 1.6mm-2.5mm | 260℃ | 250℃ | 245℃ |
|-------------|------|------|------|
| >2.5mm | 250℃ | 245℃ | 245℃ |

8 Weight

200mg

9 Application Diagram

