





Design Rules Verification Report
Filename: C:\ProgramData\Altium\CircuitMaker {0C27520B-6165-4CC0-A894-E2CEC9A420C8}\Projects\9F2A2FF7-EBF2-4E61-8DD4-3DEAB78
3A5D4\d441547d-5a42-4e30-b991-4ffafa4a72a1\PCB.CMPcbDoc

Warnings 0 Rule Violations 0

Warnings	
Total	0
Rule Violations	
Short-Circuit Constraint (Allowed=Yes) (InNet('NetJ8_2')),(InNet('VCC'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('NetJ7_2')),(InNet('VCC'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('NetJ6_2')),(InNet('GND'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('NetJ5_2')),(InNet('VCC'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('O\E\L\')),(InNet('VCC'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('MADDR3')),(InNet('VCC'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('MADDR2')),(InNet('GND'))	0
Short-Circuit Constraint (Allowed=Yes) (InNet('MADDR1')),(InNet('VCC'))	0
Minimum Annular Ring (Minimum=3mil) (All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Clearance Constraint (Gap=3.5mil) (All),(All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Width Constraint (Min=3.5mil) (Max=20mil) (Preferred=10mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=4mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Unpoured Polygon (Allow unpoured: False)	0
Total	0

Page 1 of 1 Saturday 31 Aug 2019 5:46:26 PM