


STM32F091xB STM32F091xC

ARM[®]-based 32-bit MCU, up to 256 KB Flash, CAN, 12 timers, ADC, DAC & comm. interfaces, 2.0 - 3.6V

Datasheet - preliminary data

Features

- Core: ARM[®] 32-bit Cortex[®]-M0 CPU, frequency up to 48 MHz
- Memories
 - 128 to 256 Kbytes of Flash memory
 - 32 Kbytes of SRAM with HW parity
- CRC calculation unit
- Reset and power management
 - Digital & I/Os supply: V_{DD} = 2.0 V to 3.6 V
 - Analog supply: V_{DDA} = V_{DD} to 3.6 V
 - Power-on/Power down reset (POR/PDR)
 - Programmable voltage detector (PVD)
 - Low power modes: Sleep, Stop, Standby
 - V_{RAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x6 PLL option
 - Internal 40 kHz RC oscillator
 - Internal 48 MHz oscillator with automatic trimming based on ext. synchronization
- Up to 88 fast I/Os
 - All mappable on external interrupt vectors
 - Up to 69 I/Os with 5V tolerant capability and 19 with independent supply V_{DDIO2}
- 12-channel DMA controller
- One 12-bit, 1.0 µs ADC (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Separate analog supply: 2.4 V to 3.6 V
- One 12-bit D/A converter (with 2 channels)
- Two fast low-power analog comparators with programmable input and output
- Up to 24 capacitive sensing channels for touchkey, linear and rotary touch sensors
- Calendar RTC with alarm and periodic wakeup from Stop/Standby



12 timers

- One 16-bit advanced-control timer for 6 channel PWM output
- One 32-bit and seven 16-bit timers, with up to 4 IC/OC, OCN, usable for IR control decoding or DAC control
- Independent and system watchdog timers
- SysTick timer
- Communication interfaces
 - Two I²C interfaces supporting Fast Mode Plus (1 Mbit/s) with 20 mA current sink; one supporting SMBus/PMBus and wakeup
 - Up to eight USARTs supporting master synchronous SPI and modem control; three with ISO7816 interface, LIN, IrDA, auto baud rate detection and wakeup feature
 - Two SPIs (18 Mbit/s) with 4 to 16 programmable bit frames, and with I²S interface multiplexed
 - CAN interface
- HDMI CEC wakeup on header reception
- Serial wire debug (SWD)
- 96-bit unique ID
- All packages ECOPACK[®]2

Table 1. Device summary

Reference	Part number
STM32F091xB	STM32F091CB, STM32F091RB, STM32F091VB
STM32F091xC	STM32F091CC, STM32F091RC, STM32F091VC

Contents

1	Intro	oduction	8
2	Desc	cription	9
3	Fund	ctional overview	. 12
	3.1	ARM [®] -Cortex [®] -M0 core with embedded Flash and SRAM	. 12
	3.2	Memories	. 12
	3.3	Boot modes	. 12
	3.4	Cyclic redundancy check calculation unit (CRC)	. 13
	3.5	Power management	. 13
		3.5.1 Power supply schemes	13
		3.5.2 Power supply supervisors	13
		3.5.3 Voltage regulator	14
		3.5.4 Low-power modes	14
	3.6	Clocks and startup	. 14
	3.7	General-purpose inputs/outputs (GPIOs)	. 16
	3.8	Direct memory access controller (DMA)	. 16
	3.9	Interrupts and events	. 16
		3.9.1 Nested vectored interrupt controller (NVIC)	16
		3.9.2 Extended interrupt/event controller (EXTI)	16
	3.10	Analog to digital converter (ADC)	. 17
		3.10.1 Temperature sensor	17
		3.10.2 Internal voltage reference (V _{REFINT})	17
		3.10.3 V _{BAT} battery voltage monitoring	
	3.11	Digital-to-analog converter (DAC)	. 18
	3.12	Comparators (COMP)	. 18
	3.13	Touch sensing controller (TSC)	. 19
	3.14	Timers and watchdogs	. 20
		3.14.1 Advanced-control timer (TIM1)	21
		3.14.2 General-purpose timers (TIM23, TIM1417)	21
		3.14.3 Basic timers TIM6 and TIM7	22
		3.14.4 Independent watchdog (IWDG)	22
		3.14.5 System window watchdog (WWDG)	22



		3.14.6 SysTick timer	22
	3.15	Real-time clock (RTC) and backup registers	22
	3.16	Inter-integrated circuit interfaces (I ² C)	23
	3.17	Universal synchronous/asynchronous receiver transmitters (USART)	24
	3.18	Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I ² S) .	25
	3.19	High-definition multimedia interface (HDMI) - consumer electronics control (CEC)	26
	3.20	Controller area network (CAN)	26
	3.21	Clock recovery system (CRS)	26
	3.22	Serial wire debug port (SW-DP)	26
4	Pino	its and pin descriptions	27
5	Mem	ory mapping	44
6	Elect	rical characteristics	48
	6.1	Parameter conditions	48
		6.1.1 Minimum and maximum values	48
		6.1.2 Typical values	48
		6.1.3 Typical curves	48
		6.1.4 Loading capacitor	48
		6.1.5 Pin input voltage	48
		6.1.6 Power supply scheme	49
		6.1.7 Current consumption measurement	50
	6.2	Absolute maximum ratings	51
	6.3	Operating conditions	53
		6.3.1 General operating conditions	53
		6.3.2 Operating conditions at power-up / power-down	53
		6.3.3 Embedded reset and power control block characteristics	54
		6.3.4 Embedded reference voltage	55
		6.3.5 Supply current characteristics	56
		6.3.6 Wakeup time from low-power mode	67
		6.3.7 External clock source characteristics	68
		6.3.8 Internal clock source characteristics	74
		6.3.9 PLL characteristics	77
		6.3.10 Memory characteristics	78

9	Revi	sion his	story
8	Part	numbei	ring 121
		7.2.2	Selecting the product temperature range
		7.2.1	Reference document
	7.2	Therm	al characteristics
	7.1		ge mechanical data 103
7	Pack	_	aracteristics 103
		6.3.22	Communication interfaces
		6.3.21	Timer characteristics
		6.3.20	V _{BAT} monitoring characteristics
		6.3.19	Temperature sensor characteristics
		6.3.18	Comparator characteristics94
		6.3.17	DAC electrical specifications
		6.3.16	12-bit ADC characteristics
		6.3.15	NRST pin characteristics
		6.3.14	I/O port characteristics
		6.3.13	I/O current injection characteristics
		6.3.12	Electrical sensitivity characteristics
		6.3.11	EMC characteristics



List of tables

Table 1.	Device summary	1
Table 2.	STM32F091xB/xC family device features and peripheral counts	
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	
Table 5.	Capacitive sensing GPIOs available on STM32F091xB/xC devices	
Table 6.	No. of capacitive sensing channels available on STM32F091xB/xC devices	
Table 7.	Timer feature comparison	
Table 8.	Comparison of I2C analog and digital filters	
Table 9.	STM32F091xB/xC I ² C implementation	
Table 10.	STM32F091xB/xC USART implementation	
Table 11.	STM32F091xB/xC SPI/I2S implementation	
Table 12.	Legend/abbreviations used in the pinout table	
Table 13.	STM32F0 pin definitions	
Table 14.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 15.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 16.	Alternate functions selected through GPIOC_AFR registers for port C	
Table 17.	Alternate functions selected through GPIOD_AFR registers for port D	
Table 18.	Alternate functions selected through GPIOE_AFR registers for port E	
Table 19.	Alternate functions selected through GPIOF_AFR registers for port F	
Table 20.	STM32F091xB/xC peripheral register boundary addresses	
Table 21.	Voltage characteristics	
Table 22.	Current characteristics	
Table 23.	Thermal characteristics	
Table 24.	General operating conditions	
Table 25.	Operating conditions at power-up / power-down	
Table 26.	Embedded reset and power control block characteristics	
Table 27.	Programmable voltage detector characteristics	
Table 28.	Embedded internal reference voltage	
Table 29.	Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V	
Table 30.	Typical and maximum current consumption from the V _{DDA} supply	
Table 31.	Typical and maximum consumption in Stop and Standby modes	
Table 32.	Typical and maximum current consumption from the V _{BAT} supply	
Table 33.	Typical current consumption, code executing from Flash, running from HSE	
	8 MHz crystal	61
Table 34.	Typical and maximum consumption in Stop mode	
Table 35.	Switching output I/O current consumption	
Table 36.	Peripheral current consumption	
Table 37.	Low-power mode wakeup timings	
Table 38.	High-speed external user clock characteristics	68
Table 39.	Low-speed external user clock characteristics	
Table 40.	HSE oscillator characteristics	70
Table 41.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	72
Table 42.	HSI oscillator characteristics.	
Table 43.	HSI14 oscillator characteristics	
Table 44.	HSI48 oscillator characteristics	
Table 45.	LSI oscillator characteristics	
Table 46.	PLL characteristics	
Table 47.	Flash memory characteristics	



Table 48.	Flash memory endurance and data retention	78
Table 49.	EMS characteristics	79
Table 50.	EMI characteristics	79
Table 51.	ESD absolute maximum ratings	80
Table 52.	Electrical sensitivities	
Table 53.	I/O current injection susceptibility	81
Table 54.	I/O static characteristics	81
Table 55.	Output voltage characteristics	85
Table 56.	I/O AC characteristics	86
Table 57.	NRST pin characteristics	87
Table 58.	ADC characteristics	88
Table 59.	R _{AIN} max for f _{ADC} = 14 MHz	90
Table 60.	ADC accuracy	90
Table 61.	DAC characteristics	92
Table 62.	Comparator characteristics	94
Table 63.	TS characteristics	95
Table 64.	V _{BAT} monitoring characteristics	95
Table 65.	TIMx characteristics	96
Table 66.	IWDG min/max timeout period at 40 kHz (LSI)	96
Table 67.	WWDG min/max timeout value at 48 MHz (PCLK)	96
Table 68.	I2C analog filter characteristics	97
Table 69.	SPI characteristics	98
Table 70.	I ² S characteristics	100
Table 71.	UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package	
	mechanical data	104
Table 72.	UFBGA100 recommended PCB design rules	105
Table 73.	LQFP100 – 14 x 14 mm low-profile quad flat package mechanical data	106
Table 74.	LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data	109
Table 75.	LQFP48 – 7 x 7 mm low-profile quad flat package mechanical data	112
Table 76.	UFQFPN48 – 7 x 7 mm, 0.5 mm pitch, package mechanical data	
Table 77.	Package thermal characteristics	118
Table 78.	Ordering information scheme	121
Table 70	Document revision history	122



List of figures

Figure 1.	Block diagram	11
Figure 2.	Clock tree	
Figure 3.	UFBGA100 package ballout (top view)	
Figure 4.	LQFP100 100-pin package pinout (top view)	
Figure 5.	LQFP64 64-pin package pinout (top view)	
Figure 6.	WLCSP64 64-pin package ballout (bottom view)	
Figure 7.	LQFP48 48-pin package pinout (top view)	
Figure 8.	UFQFPN48 48-pin package pinout (top view)	
Figure 9.	STM32F091xB/xC memory map	
Figure 10.	Pin loading conditions	
Figure 11.	Pin input voltage	
Figure 12.	Power supply scheme	
Figure 13.	Current consumption measurement scheme	
Figure 14.	High-speed external clock source AC timing diagram	
Figure 15.	Low-speed external clock source AC timing diagram	
Figure 16.	Typical application with an 8 MHz crystal	
Figure 17.	Typical application with a 32.768 kHz crystal	
Figure 18.	HSI oscillator accuracy characterization results	
Figure 19.	HSI14 oscillator accuracy characterization results	
Figure 20.	HSI48 oscillator accuracy characterization results	
Figure 21.	TC and TTa I/O input characteristics	
Figure 22.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 23.	I/O AC characteristics definition	
Figure 24.	Recommended NRST pin protection	
Figure 25.	ADC accuracy characteristics	
Figure 26.	Typical connection diagram using the ADC	
Figure 27.	SPI timing diagram - slave mode and CPHA = 0	
Figure 28.	SPI timing diagram - slave mode and CPHA = 1	
Figure 29.	SPI timing diagram - master mode	
Figure 30.	I2S slave timing diagram (Philips protocol)	
Figure 31.	I2S master timing diagram (Philips protocol)	
Figure 31.	UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch,	102
rigure 32.	package outline	104
Figure 33.	UFBGA100 recommended footprint	
Figure 34.	UFBGA100 package top view	
Figure 35.	LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline	
Figure 36.	LQFP100 = 14 x 14 mm 100 pin low-profile quad flat package outline	
Figure 37.	LQFP100 package top view	
Figure 37.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	
Figure 39.	LQFP64 recommended footprint	
Figure 40.	·	
_	LQFP64 package top view	
Figure 41.		
Figure 42.	LQFP48 recommended footprint.	
Figure 43.	LQFP48 package top view	
Figure 44.	UFQFPN48 – 7 x 7 mm, 0.5 mm pitch, package outline	
Figure 45.	UFQFPN48 recommended footprint	
Figure 46.	UFQFPN48 package top view	
Figure 47.	LQFP64 P _D max vs. T _A	120



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F091xB/xC microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the ARM $^{\circledR}$ Cortex $^{\circledR}$ -M0 core, please refer to the Cortex $^{\circledR}$ -M0 Technical Reference Manual, available from the www.arm.com website.





2 Description

The STM32F091xB/xC microcontrollers incorporate the high-performance ARM[®] Cortex[®]-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (up to 256 Kbytes of Flash memory and 32 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. The device offers standard communication interfaces (two I²Cs, two SPIs/one I2S, one HDMI CEC and up to eight USARTs), one CAN, one 12-bit ADC, one 12-bit DAC with two channels, seven general-purpose 16-bit timers, a 32-bit timer and an advanced-control PWM timer.

The STM32F091xB/xC microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F091xB/xC microcontrollers include devices in six different packages ranging from 48 pins to 100 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included. The description below provides an overview of the complete range of STM32F091xB/xC peripherals proposed.

These features make the STM32F091xB/xC microcontrollers suitable for a wide range of applications such as application control and user interfaces, handheld equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



Table 2. STM32F091xB/xC family device features and peripheral counts

Peripheral		STM32	F091Cx	STM3	2F091Rx	STM32	F091Vx		
Flash (Kbytes)		128	256	128	256	128	256		
SRAM (Kby	rtes)		32						
	Advanced control	1 (16-bit)							
Timers	General purpose		5 (16-bit) 1 (32-bit)						
	Basic			2	(16-bit)				
	SPI [I2S] ⁽¹⁾				2 [2]				
	I ² C				2				
Comm. interfaces	USART	(3			8			
interiaces	CAN	1							
	CEC		1						
12-bit ADC (number of	channels)		1 1 (10 ext. + 3 int.) (16 ext. + 3 int.)						
12-bit DAC (number of	channels)	1 (2)							
Analog com	parator	2							
GPIOs		3	8		52	8	88		
Capacitive sensing channels		1	7		18	2	24		
Max. CPU f	requency		48 MHz						
Operating v	oltage	2.0 to 3.6 V							
Operating to	emperature	P	Ambient operating temperature: -40°C to 85°C / -40°C to 105°C Junction temperature: -40°C to 105°C / -40°C to 125°C				5°C		
Packages			P48 PN48		FP64 CSP64		P100 GA100		

^{1.} The SPI interface can be used either in SPI mode or in I2S audio mode.

POWER SWCLK SWDIO as AF Serial Wire V_{DDIO} = 2 to 3.6 V Debug ash Obl Flash GPL @ V_{DDIC} CORTEX-M0 CPU f_{MAX} = 48 MHz SUPPLY SUPERVISION POR ◀ NRST POR/PDR SRAM SRAM controller @ V_{DD} 32 KB NVIC PVD RC HS 14 MHz @ Vn GP DMA PLL 12 channels XTAL OSC 4-32 MHz OSC_IN (PF0) RC LS OSC_OUT (PF1) RC HS 48MHz Ind. Window WDG → AHBPCLK → APBPCLK → ADCCLK → CECCLK → USARTCLK → HCLK → FCLK PA[15:0] GPIO port A V_{RAT} = 1.65 to 3.6 V PB[15:0] GPIO port B RESET & @ VSW CLOCK OSC32_IN OSC32_OUT PC[15:0] GPIO port C XTAL32 kHz AHB Backup reg PD[15:0] GPIO port D RTC 3 TAMPER-RTC (ALARM OUT) PE[15:0] GPIO port E RTC interface PF[10:9], PF6, PF[3:0] CRS GPIO port F SYNC 4 channels CRC PWM TIMER 1 3 compl. channels BRK, ETR input as AF 8 groups of 4 channels PAD Analog switches TIMER 2 32-bit 4 ch., ETR as AF SYNC 4 ch., ETR as AF APB TIMER 3 89 AF TIMER 14 WKUF SRAM 2 channels TIMER 15 1 compl, BRK as AF 1 channel 1 compl, BRK as AF TX, RX as AF BxCAN TIMER 16 MOSI/SD, WIndow WDG TIMER 17 1 channel 1 compl, BRK as AF MISO/MCK SPI1/I2S1 I compl, BRK as AF

IR. OUT as AF

RX, TX, CTS, RTS,

CK as AF

RY, TX, CTS, RTS,

CK as AF

RY, TY, CTS, RTS,

CK as AF SCK/CK NSS/WS as AF DBGMCU USART1 MOSI/SD. SPI2/I2S2 MISO/MCK USART2 SCK/CK, NSS/WS as AF SYSCFG IF USART3 USART4 INPUT+, GP comparator 1 RX, TX, RTS, CK as AF INPUT-USART5 RX, TX, RTS, CK as AF OUTPUT GP comparator 2 as AF USART6 RX, TX, RTS, CK as AF USART7 Temp USART8 RX, TX, RTS, CK as AF RX, IA, RIG, O. CALL SCL, SDA, SMBA (20 mA for FM+) as AF SCL, SDA (20 mA for FM+) as AF CEC as AF 16 12-bit ADC 12C1 AD inputs V_{DDA} V_{SSA} TIMER 6 HDMI-CEC @ V_{DDA} 12-bit DAC ► DAC_OUT1 TIMER 7 ►DAC OUT2 @ V_{DDA} Legend: Supplied by V_{DDA} Supplied by V_{DD} Supplied by V_{BAT} MSv34957V1

Figure 1. Block diagram

3 Functional overview

3.1 ARM®-Cortex®-M0 core with embedded Flash and SRAM

The ARM[®] Cortex[®]-M0 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F0xx family has an embedded ARM core and is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

3.2 Memories

The device has the following features:

- 32 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - up to 256 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10 or I2C on pins PB6/PB7.



3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{DDA} = from V_{DD} to 3.6 V: external analog power supply for ADC, DAC, Reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC or DAC are used). The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.
- V_{DDIO2} = 1.65 to 3.6 V: external power supply for marked I/Os. Provided externally through the VDDIO2 pin. The V_{DDIO2} voltage level is completely independent from V_{DD} or V_{DDA}, but it must not be provided without a valid supply on V_{DD}. The V_{DDIO2} supply is monitored and compared with the internal reference voltage (V_{REFINT}). When the V_{DDIO2} is below this threshold, all the I/Os supplied from this rail are disabled by hardware. The output of this comparator is connected to EXTI line 31 and it can be used to generate an interrupt. Refer to the pinout diagrams or tables for concerned I/Os list.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

3.5.2 Power supply supervisors

The device has integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD}



threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.5.3 Voltage regulator

The regulator has two operating modes and it is always enabled after reset.

- Main (MR) is used in normal operating mode (Run).
- Low power (LPR) can be used in Stop mode where the power demand is reduced.

In Standby mode, it is put in power down mode. In this mode, the regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost).

3.5.4 Low-power modes

The STM32F091xB/xC microcontrollers support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, the PVD output, RTC, I2C1, USART1, USART2, USART3, COMPx, V_{DDIO2} supply comparator or the CEC.

The peripherals listed above can be configured to enable the HSI RC oscillator for processing incoming data. If this is used when the voltage regulator is put in low power mode, the regulator is first switched to normal mode before the clock is provided to the given peripheral.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pins, or an RTC event occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches



back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL input source. This oscillator can be automatically fine-trimmed by the means of the CRS peripheral using the external synchronization.




Figure 2. Clock tree

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 12-channel general-purpose DMAs (seven channels for DMA1 and five channels for DMA2) manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMAs support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPI, I2S, I2C, USART, all TIMx timers (except TIM14), DAC and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- · Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 32 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI



can detect an external line with a pulse width shorter than the internal clock period. Up to 88 GPIOs can be connected to the 16 external interrupt lines.

3.10 Analog to digital converter (ADC)

The 12-bit analog to digital converter has up to 16 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address	
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), V _{DDA} = 3.3 V (\pm 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9	
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3	

Table 3. Temperature sensor calibration values

3.10.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address				
	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB				

Table 4. Internal voltage reference calibration values

3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion

Six DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 28: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

Both comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.



3.13 Touch sensing controller (TSC)

The STM32F091xB/xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 2324 capacitive sensing channels distributed over 8 analog I/O groups.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library, which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

Table 5. Capacitive sensing GPIOs available on STM32F091xB/xC devices

Table 5. Superitive sensing of 103 available of of milez 65 1xb/x5 devices						
Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name	
	TSC_G1_IO1	PA0	,	TSC_G5_IO1	PB3	
1	TSC_G1_IO2	PA1	5	TSC_G5_IO2	PB4	
'	TSC_G1_IO3	PA2	3	TSC_G5_IO3	PB6	
	TSC_G1_IO4	PA3		TSC_G5_IO4	PB7	
	TSC_G2_IO1	PA4		TSC_G6_IO1	PB11	
2	TSC_G2_IO2	PA5	6	TSC_G6_IO2	PB12	
	TSC_G2_IO3	PA6	6	TSC_G6_IO3	PB13	
	TSC_G2_IO4	PA7		TSC_G6_IO4	PB14	
	TSC_G3_IO1	PC5		TSC_G7_IO1	PE2	
3	TSC_G3_IO2	PB0	7	TSC_G7_IO2	PE3	
3	TSC_G3_IO3	PB1		TSC_G7_IO3	PE4	
	TSC_G3_IO4	PB2		TSC_G7_IO4	PE5	
	TSC_G4_IO1	PA9		TSC_G8_IO1	PD12	
4	TSC_G4_IO2	PA10	8	TSC_G8_IO2	PD13	
4	TSC_G4_IO3	PA11	0	TSC_G8_IO3	PD14	
	TSC_G4_IO4	PA12		TSC_G8_IO4	PD15	

Table 6. No. of capacitive sensing channels available on STM32F091xB/xC devices

Analog I/O group	Number of capacitive sensing channels				
Analog I/O group	STM32F091Vx	STM32F091Rx	STM32F091Cx		
G1	3	3	3		
G2	3	3	3		



Table 6. No. of capacitive sensing channels available on STM32F091xB/xC devices

Analog I/O group	Number of capacitive sensing channels								
Analog I/O group	STM32F091Vx	STM32F091Rx	STM32F091Cx						
G3	3	3	2						
G4	3	3	3						
G5	3	3	3						
G6	3	3	3						
G7	3	0	0						
G8	3	0	0						
Number of capacitive sensing channels	24	18	17						

3.14 Timers and watchdogs

The STM32F091xB/xC devices include up to six general-purpose timers, two basic timers and an advanced control timer.

Table 7 compares the features of the different timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	TIM1 16-bit Up, Any integer between 1 Yes up/down and 65536				4	Yes
	TIM2	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	Yes 4	
	TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
General purpose	TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No
	TIM15 16-bit		Up	Any integer between 1 and 65536	Yes	2	Yes
	TIM16, TIM17	16-bit	it Up Any integer between 1 and 65536		Yes	1	Yes
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No



3.14.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

3.14.2 General-purpose timers (TIM2..3, TIM14..17)

There are six synchronizable general-purpose timers embedded in the STM32F091xB/xC devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

TIM2, TIM3

STM32F091xB/xC devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.



TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

3.14.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.14.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source (HCLK or HCLK/8)

3.15 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.



The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.
- Programmable alarm with wake up from Stop and Standby mode capability.
- Periodic wakeup unit with programmable resolution and period.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32

3.16 Inter-integrated circuit interfaces (I²C)

Up to two I²C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with 20 mA output drive on most of the associated I/Os.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.

Table 8. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts



verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to Table 9 for the differences between I2C1 and I2C2.

Table 9. STM32F091xB/xC I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	X	Х
10-bit addressing mode	X	Х
Standard mode (up to 100 kbit/s)	X	Х
Fast mode (up to 400 kbit/s)	X	Х
Fast Mode Plus (up to 1 Mbit/s) with output drive I/Os	X	Х
Independent clock	X	-
SMBus	X	-
Wakeup from STOP	X	-

^{1.} X = supported.

3.17 Universal synchronous/asynchronous receiver transmitters (USART)

The device embeds up to eight universal synchronous/asynchronous receiver transmitters (USART1, USART2, USART3, USART4, USART5, USART6, USART7, USART8), which communicate at speeds of up to 6 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1, USART2 and USART3 support also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interfaces can be served by the DMA controller.

Table 10. STM32F091xB/xC USART implementation

USART modes/features ⁽¹⁾	USART1 USART2 USART3	USART4	USART5 USART6 USART7 USART8
Hardware flow control for modem	Х	Х	-
Continuous communication using DMA	Х	Х	Х
Multiprocessor communication	Х	Х	Х
Synchronous mode	Х	Х	Х
Smartcard mode	Х	-	-



USART5 USART1 **USART6** USART modes/features(1) USART2 **USART4 USART7 USART3 USART8** Single-wire half-duplex communication Х Χ Х IrDA SIR ENDEC block Χ LIN mode Х Dual clock domain and wakeup from Stop mode Χ Receiver timeout interrupt Χ Modbus communication Х Auto baud rate detection Χ **Driver Enable** Χ Χ Χ

Table 10. STM32F091xB/xC USART implementation (continued)

3.18 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I²S)

Two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I²S interfaces (multiplexed with SPI1 and SPI2 respectively) supporting four different audio standards can operate as master or slave at half-duplex communication mode. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, they can output a clock for an external audio component at 256 times the sampling frequency.

Table 11. STM32F091xB/xC SPI/I2S implementate	tion

SPI features ⁽¹⁾	SPI1 and SPI2
Hardware CRC calculation	X
Rx/Tx FIFO	Х
NSS pulse mode	Х
I2S mode	X
TI mode	Х

^{1.} X = supported.

^{1.} X = supported.

3.19 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The device embeds a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI_CEC controller to wakeup the MCU from Stop mode on data reception.

3.20 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

3.21 Clock recovery system (CRS)

The STM32F091xB/xC embeds a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.


3.22 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

577

4 Pinouts and pin descriptions

Figure 3. UFBGA100 package ballout (top view)






Figure 4. LQFP100 100-pin package pinout (top view)

57





Figure 5. LQFP64 64-pin package pinout (top view)



Figure 6. WLCSP64 64-pin package ballout (bottom view)






Figure 7. LQFP48 48-pin package pinout (top view)




Figure 8. UFQFPN48 48-pin package pinout (top view)

Table 12. Legend/abbreviations used in the pinout table

Na	me	Abbreviation Definition							
Pin r	name		specified in brackets below the pin name, the pin function during and ame as the actual pin name						
		S	Supply pin						
Pin ⁻	type	1	Input only pin						
		I/O	Input / output pin						
		FT	5 V tolerant I/O						
		FTf 5 V tolerant I/O, FM+ capable							
I/O str	ucture	TTa 3.3 V tolerant I/O directly connected to ADC							
		TC	Standard 3.3 V I/O						
		RST	Bidirectional reset pin with embedded weak pull-up resistor						
No	tes	Unless otherwise reset.	specified by a note, all I/Os are set as floating inputs during and after						
Pin	Alternate functions	Functions selected through GPIOx_AFR registers							
functions	Additional functions	Functions directly selected/enabled through peripheral registers							

Table 13. STM32F0 pin definitions

	Pin r	numb	ers		Table 13			•	Pin functions		
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
B2	1	-	-	-	PE2	I/O	FT		TSC_G7_IO1, TIM3_ETR	-	
A1	2	-	-	-	PE3	I/O	FT		TSC_G7_IO2, TIM3_CH1	-	
B1	3	ı	-	-	PE4	I/O	FT		TSC_G7_IO3, TIM3_CH2	-	
C2	4	-	-	-	PE5	I/O	FT		TSC_G7_IO4, TIM3_CH3	-	
D2	5	-	-	-	PE6	I/O	FT		TIM3_CH4	WKUP3, RTC_TAMP3	
E2	6	1	B8	1	VBAT	S	-	1	Backup power	supply	
C1	7	2	В7	2	PC13	I/O	TC	(1) (2)	-	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT	
D1	8	3	C8	3	PC14-OSC32_IN (PC14)	I/O	TC	(1) (2)	-	OSC32_IN	
E1	9	4	C7	4	PC15- OSC32_OUT (PC15)	I/O	TC	(1) (2)	-	OSC32_OUT	
F2	10	-	-	-	PF9	I/O	FT		TIM15_CH1, USART6_TX	-	
G2	11	-	-	-	PF10	I/O	FT		TIM15_CH2, USART6_RX	-	
F1	12	5	D8	5	PF0-OSC_IN (PF0)	I/O	FTf		CRS_ SYNC, I2C1_SDA	OSC_IN	
G1	13	6	E8	6	PF1-OSC_OUT (PF1)	I/O	FTf		I2C1_SCL	OSC_OUT	
H2	14	7	D7	7	NRST	I/O	RST		Device reset input / internal low)	reset output (active	
H1	15	8	E7	-	PC0	I/O	TTa		EVENTOUT, USART6_TX, USART7_TX	ADC_IN10	
J2	16	9	F8	-	PC1	I/O	ТТа		EVENTOUT, USART6_RX, USART7_RX	ADC_IN11	
J3	17	10	D6	-	PC2	I/O	TTa		SPI2_MISO, I2S2_MCK, EVENTOUT, USART8_TX	ADC_IN12	
K2	18	11	E6	-	PC3	I/O	TTa		SPI2_MOSI, I2S2_SD, EVENTOUT, USART8_RX	ADC_IN13	



Table 13. STM32F0 pin definitions (continued)

	Pin r	numb	ers				-		Pin function	ons
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
J1	19	ı	-	-	PF2	I/O	FT		EVENTOUT, USART7_RX, USART7_CK_RTS	WKUP8
K1	20	12	G8	8	VSSA	S	-		Analog gro	und
M1	21	13	Н8	9	VDDA	S	-		Analog power	supply
L1	22	ı	-	1	PF3	I/O	FT		EVENTOUT, USART7_RX, USART6_CK_RTS	
L2	23	14	F7	10	PA0	I/O	ТТа		USART2_CTS, TIM2_CH1_ETR, TSC_G1_IO1, USART4_TX	RTC_TAMP2, WKUP1, COMP1_OUT, ADC_IN0, COMP1_INM6
M2	24	15	F6	11	PA1	I/O	тта		USART2_RTS, TIM2_CH2, TIM15_CH1N, TSC_G1_IO2, USART4_RX, EVENTOUT	ADC_IN1, COMP1_INP
КЗ	25	16	E5	12	PA2	I/O	ТТа		USART2_TX, TIM2_CH3, TIM15_CH1, TSC_G1_IO3	ADC_IN2, COMP2_OUT, COMP2_INM6, WKUP4
L3	26	17	H7	13	PA3	I/O	ТТа		USART2_RX,TIM2_CH4, TIM15_CH2, TSC_G1_IO4	ADC_IN3, COMP2_INP
D3	27	18	G7	-	VSS	S	-		Ground	
НЗ	28	19	G6	-	VDD	S	-		Digital power	supply
M3	29	20	H6	14	PA4	I/O	ТТа		SPI1_NSS, I2S1_WS, TIM14_CH1, TSC_G2_IO1, USART2_CK, USART6_TX	COMP1_INM4, COMP2_INM4, ADC_IN4, DAC_OUT1
K4	30	21	F5	15	PA5	I/O	ТТа		SPI1_SCK, I2S1_CK, CEC, TIM2_CH1_ETR, TSC_G2_IO2, USART6_RX	COMP1_INM5, COMP2_INM5, ADC_IN5, DAC_OUT2

Table 13. STM32F0 pin definitions (continued)

	Pin r	numb	ers						Pin functions		
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
L4	31	22	G5	16	PA6	I/O	ТТа		SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT, USART3_CTS	ADC_IN6	
M4	32	23	E4	17	PA7	I/O	тта		SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT	ADC_IN7	
K5	33	24	H5	-	PC4	1/0	ТТа	P	EVENTOUT, USART3_TX	ADC_IN14	
L5	34	25	F4	-	PC5	I/O	ТТа		TSC_G3_IO1, USART3_RX	ADC_IN15, WKUP5	
M5	35	26	G4	18	PB0	I/O	тта		TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT, USART3_CK	ADC_IN8	
M6	36	27	F3	19	PB1	I/O	ТТа		TIM3_CH4, USART3_RTS, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3	ADC_IN9	
L6	37	28	H4	20	PB2	I/O	FT		TSC_G3_IO4	-	
M7	38	-	-	-	PE7	I/O	FT		TIM1_ETR, USART5_CK_RTS	-	
L7	39	-	-	-	PE8	I/O	FT		TIM1_CH1N, USART4_TX	-	
M8	40	1	1	-	PE9	I/O	FT		TIM1_CH1, USART4_RX	-	
L8	41	-	-	-	PE10	I/O	FT		TIM1_CH2N, USART5_TX	-	
M9	42	-	-	-	PE11	I/O	FT		TIM1_CH2, USART5_RX	-	
L9	43	-	-	-	PE12	I/O	FT		SPI1_NSS, I2S1_WS, TIM1_CH3N		
M10	44	-	-	-	PE13	I/O	FT		SPI1_SCK, I2S1_CK, TIM1_CH3	-	
M11	45	-	-	-	PE14	I/O	FT		SPI1_MISO, I2S1_MCK, TIM1_CH4	-	



Table 13. STM32F0 pin definitions (continued)

	Pin r	numb	ers		1801 6 13. 31141		-		Pin functions		
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
M12	46	-	-	-	PE15	I/O	FT		SPI1_MOSI, I2S1_SD, TIM1_BKIN	-	
L10	47	29	G3	21	PB10	I/O	FTf		SPI2_SCK, I2C2_SCL, USART3_TX, CEC, TSC_SYNC, TIM2_CH3	-	
L11	48	30	Н3	22	PB11	I/O	FTf		USART3_RX, TIM2_CH4, EVENTOUT, TSC_G6_IO1, I2C2_SDA	-	
F12	49	31	H2	23	VSS	S	ı		Ground		
G12	50	32	H1	24	VDD	S	-		Digital power	supply	
L12	51	33	G2	25	PB12	I/O	FT	y	TIM1_BKIN, TIM15_BKIN, SPI2_NSS, I2S2_WS, USART3_CK, TSC_G6_IO2, EVENTOUT	-	
K12	52	34	F2	26	PB13	I/O	FTf		SPI2_SCK, I2S2_CK, I2C2_SCL, USART3_CTS, TIM1_CH1N, TSC_G6_IO3	-	
K11	53	35	G1	27	PB14	I/O	FTf		SPI2_MISO, I2S2_MCK, I2C2_SDA, USART3_RTS, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4	-	
K10	54	36	F1	28	PB15	I/O	FT		SPI2_MOSI, I2S2_SD, TIM1_CH3N, TIM15_CH1N, TIM15_CH2	WKUP7, RTC_REFIN	
K9	55	-	1	-	PD8	I/O	FT		USART3_TX	-	
K8	56	-	-	-	PD9	I/O	FT		USART3_RX	-	
J12	57	-	ı	-	PD10	I/O	FT		USART3_CK	-	
J11	58	-	-	-	PD11	I/O	FT		USART3_CTS	-	
J10	59	-	-	-	PD12	I/O	FT		USART3_RTS, TSC_G8_IO1, USART8_CK_RTS	-	

Table 13. STM32F0 pin definitions (continued)

	Pin r	numb	ers						Pin function	ons
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
H12	60	-	-	-	PD13	I/O	FT		TSC_G8_IO2, USART8_TX	-
H11	61	-	-	-	PD14	I/O	FT		TSC_G8_IO3, USART8_RX	-
H10	62	-	-	-	PD15	I/O	FT	<i>/</i>	TSC_G8_IO4, CRS_SYNC, USART7_CK_RTS	-
E12	63	37	E1	-	PC6	I/O	FT	(3)	TIM3_CH1, USART7_TX	-
E11	64	38	D1	-	PC7	I/O	FT	(3)	TIM3_CH2, USART7_RX	-
E10	65	39	E2	-	PC8	I/O	FT	(3)	TIM3_CH3, USART8_TX	-
D12	66	40	E3	-	PC9	I/O	FT	(3)	TIM3_CH4, USART8_RX	-
D11	67	41	D2	29	PA8	I/O	FT	(3)	USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-
D10	68	42	C1	30	PA9	I/O	FT	(3)	USART1_TX, TIM1_CH2, TIM15_BKIN, TSC_G4_IO1, USART1_SCL	МСО
C12	69	43	C2	31	PA10	I/O	FT	(3)	USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, USART1_SDA	-
B12	70	44	D3	32	PA11	I/O	FT	(3)	CAN_RX, USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT, USART2_SCL	-
A12	71	45	B1	33	PA12	I/O	FT	(3)	CAN_TX, USART1_RTS, TIM1_ETR, COMP2_OUT, TSC_G4_IO4, EVENTOUT, USART2_SDA	-
A11	72	46	СЗ	34	PA13	I/O	FT	(3) (4)	IR_OUT, SWDIO	-
C11	73	-	-	ı	PF6	I/O	FT	(3)	-	-
F11	74	47	B2	35	VSS	S	-		Ground	



Table 13. STM32F0 pin definitions (continued)

	Pin r	numb	ers						Pin function	ons
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
G11	75	48	A1	36	VDDIO2	S	-		Digital power	supply
A10	76	49	В3	37	PA14	I/O	FT	(3) (4)	USART2_TX, SWCLK	-
A9	77	50	A2	38	PA15	I/O	FT	(3)	SPI1_NSS, I2S1_WS, USART2_RX, USART4_RTS, TIM2_CH1_ETR, EVENTOUT	-
B11	78	51	А3	-	PC10	I/O	FT	(3)	USART3_TX, USART4_TX	-
C10	79	52	C4	-	PC11	I/O	FT	(3)	USART3_RX, USART4_RX	-
B10	80	53	B4	-	PC12	I/O	FT	(3)	USART3_CK, USART4_CK, USART5_TX	-
C9	81	ı	-	-	PD0	I/O	FT	(3)	SPI2_NSS, I2S2_WS, CAN_RX	-
В9	82	ı	-	-	PD1	I/O	FT	(3)	SPI2_SCK, I2S2_CK CAN_TX	-
C8	83	54	A4	- <	PD2	I/O	FT	(3)	USART3_RTS, TIM3_ETR, USART5_RX	-
B8	84	ı	-	-	PD3	I/O	FT		SPI2_MISO, I2S2_MCK, USART2_CTS	-
В7	85	i	-	-	PD4	I/O	FT		SPI2_MOSI, I2S2_SD, USART2_RTS	-
A6	86	-	-	-	PD5	I/O	FT		USART2_TX	-
В6	87	-	-	-	PD6	I/O	FT		USART2_RX	-
A5	88	-	-	-	PD7	I/O	FT		USART2_CK	-
A8	89	55	D4	39	PB3	I/O	FT		SPI1_SCK, I2S1_CK, TIM2_CH2, TSC_G5_IO1, EVENTOUT, USART5_TX	-
A7	90	56	D5	40	PB4	I/O	FT		SPI1_MISO, I2S1_MCK, TIM17_BKIN, TIM3_CH1, TSC_G5_IO2, EVENTOUT, USART5_RX	-

Table 13. STM32F0 pin definitions (continued)

	Pin ı	numb	ers						Pin function	ons
UFBGA100	LQFP100	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
C5	91	57	C5	41	PB5	I/O	FT		SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2, USART5_CK_RTS	WKUP6
B5	92	58	A5	42	PB6	I/O	FTf		I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_I03	-
B4	93	59	B5	43	PB7	I/O	FTf		I2C1_SDA, USART1_RX, USART4_CTS, TIM17_CH1N, TSC_G5_IO4	-
A4	94	60	C6	44	PF11-BOOT0	I/O	FT	7	-	Boot memory selection
А3	95	61	A6	45	PB8	I/O	FTf		I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC, CAN_RX	-
В3	96	62	В6	46	PB9	I/O	FTf		SPI2_NSS, I2S2_WS, I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT, CAN_TX	-
C3	97	-	-	- 4	PE0	I/O	FT		EVENTOUT, TIM16_CH1	-
A2	98	-	-	-	PE1	I/O	FT		EVENTOUT, TIM17_CH1	-
D3	99	63	A7	47	VSS	S	-		Ground	
C4	100	64	A8	48	VDD	S	1		Digital power	supply

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

- These GPIOs must not be used as current sources (e.g. to drive an LED).



^{2.} After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

PC6, PC7, PC8, PC9, PA8, PA9, PA10, PA11, PA12, PA13, PF6, PA14, PA15, PC10, PC11, PC12, PD0, PD1 and PD2 I/Os are supplied by VDDIO2

^{4.} After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated.

Table 14. Alternate functions selected through GPIOA_AFR registers for port A

Pin name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	USART2_CTS	TIM2_CH1_ETR	TSC_G1_IO1	USART4_TX	-	-	COMP1_OUT
PA1	EVENTOUT	USART2_RTS	TIM2_CH2	TSC_G1_IO2	USART4_RX	TIM15_CH1N	-	-
PA2	TIM15_CH1	USART2_TX	TIM2_CH3	TSC_G1_IO3	-	-	-	COMP2_OUT
PA3	TIM15_CH2	USART2_RX	TIM2_CH4	TSC_G1_IO4	-	-	-	-
PA4	SPI1_NSS, I2S1_WS	USART2_CK		TSC_G2_IO1	TIM14_CH1	USART6_TX	-	-
PA5	SPI1_SCK, I2S1_CK	CEC	TIM2_CH1_ETR	TSC_G2_IO2	-	USART6_RX	-	-
PA6	SPI1_MISO, I2S1_MCK	TIM3_CH1	TIM1_BKIN	TSC_G2_IO3	USART3_CTS	TIM16_CH1	EVENTOUT	COMP1_OUT
PA7	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM1_CH1N	TSC_G2_IO4	TIM14_CH1	TIM17_CH1	EVENTOUT	COMP2_OUT
PA8	MCO	USART1_CK	TIM1_CH1	EVENTOUT	CRS_SYNC	-	-	-
PA9	TIM15_BKIN	USART1_TX	TIM1_CH2	TSC_G4_IO1	I2C1_SCL	MCO	-	-
PA10	TIM17_BKIN	USART1_RX	TIM1_CH3	TSC_G4_IO2	I2C1_SDA	-	-	-
PA11	EVENTOUT	USART1_CTS	TIM1_CH4	TSC_G4_IO3		I2C2_SCL	-	COMP1_OUT
PA12	EVENTOUT	USART1_RTS	TIM1_ETR	TSC_G4_IO4		I2C2_SDA	-	COMP2_OUT
PA13	SWDIO	IR_OUT	-	-	-	-	-	-
PA14	SWCLK	USART2_TX	-	-	-	-	-	-
PA15	SPI1_NSS, I2S1_WS	USART2_RX	TIM2_CH1_ETR	EVENTOUT	USART4_RTS	-	-	-





Table 15. Alternate functions selected through GPIOB_AFR registers for port B

					·	
Pin name	AF0	AF1	AF2	AF3	AF4	AF5
PB0	EVENTOUT	TIM3_CH3	TIM1_CH2N	TSC_G3_IO2	USART3_CK	-
PB1	TIM14_CH1	TIM3_CH4	TIM1_CH3N	TSC_G3_IO3	USART3_RTS	-
PB2	-	-	-	TSC_G3_IO4	-	-
PB3	SPI1_SCK, I2S1_CK	EVENTOUT	TIM2_CH2	TSC_G5_IO1	USART5_TX	-
PB4	SPI1_MISO, I2S1_MCK	TIM3_CH1	EVENTOUT	TSC_G5_IO2	USART5_RX	TIM17_BKIN
PB5	SPI1_MOSI, I2S1_SD	TIM3_CH2	TIM16_BKIN	I2C1_SMBA	USART5_CK_RTS	-
PB6	USART1_TX	I2C1_SCL	TIM16_CH1N	TSC_G5_IO3	-	-
PB7	USART1_RX	I2C1_SDA	TIM17_CH1N	TSC_G5_IO4	USART4_CTS	-
PB8	CEC	I2C1_SCL	TIM16_CH1	TSC_SYNC	-	-
PB9	IR_OUT	I2C1_SDA	TIM17_CH1	EVENTOUT	-	SPI2_NSS, I2S2_WS
PB10	CEC	I2C2_SCL	TIM2_CH3	TSC_SYNC	USART3_TX	SPI2_SCK, I2S2_CK
PB11	EVENTOUT	I2C2_SDA	TIM2_CH4	TSC_G6_IO1	USART3_RX	-
PB12	SPI2_NSS, I2S2_WS	EVENTOUT	TIM1_BKIN	TSC_G6_IO2	USART3_CK	TIM15_BKIN
PB13	SPI2_SCK, I2S2_CK	-	TIM1_CH1N	TSC_G6_IO3	USART3_CTS	I2C2_SCL
PB14	SPI2_MISO, I2S2_MCK	TIM15_CH1	TIM1_CH2N	TSC_G6_IO4	USART3_RTS	I2C2_SDA
PB15	SPI2_MOSI, I2S2_SD	TIM15_CH2	TIM1_CH3N	TIM15_CH1N	-	-

Table 16. Alternate functions selected through GPIOC_AFR registers for port C

Pin name	AF0	AF1	AF3
PC0	EVENTOUT	USART7_TX	USART6_TX
PC1	EVENTOUT	USART7_RX	USART6_RX
PC2	EVENTOUT	SPI2_MISO, I2S2_MCK	USART8_TX
PC3	EVENTOUT	SPI2_MOSI, I2S2_SD	USART8_RX
PC4	EVENTOUT	USART3_TX	-
PC5	TSC_G3_IO1	USART3_RX	-
PC6	TIM3_CH1	USART7_TX	-
PC7	TIM3_CH2	USART7_RX	-
PC8	TIM3_CH3	USART8_TX	-
PC9	TIM3_CH4	USART8_RX	-
PC10	USART4_TX	USART3_TX	-
PC11	USART4_RX	USART3_RX	-
PC12	USART4_CK	USART3_CK	USART5_TX
PC13	-	-	-
PC14	-	-	-
PC15	-	-	-

Table 17. Alternate functions selected through GPIOD_AFR registers for port D

Pin name	AF0	AF1	AF3
PD0	CAN_RX	SPI2_NSS, I2S2_WS	-
PD1	CAN_TX	SPI2_SCK, I2S2_CK	-
PD2	TIM3_ETR	USART3_RTS	USART5_RX
PD3	USART2_CTS	SPI2_MISO, I2S2_MCK	-
PD4	USART2_RTS	SPI2_MOSI, I2S2_SD	-
PD5	USART2_TX	-	-
PD6	USART2_RX	-	-
PD7	USART2_CK	-	-
PD8	USART3_TX	-	-
PD9	USART3_RX	-	-
PD10	USART3_CK	-	-
PD11	USART3_CTS	-	-
PD12	USART3_RTS	TSC_G8_IO1	USART8_CK_RTS
PD13	-	TSC_G8_IO2	-
PD14	-	TSC_G8_IO3	-
PD15	CRS_SYNC	TSC_G8_IO4	USART7_CK_RTS



Table 18. Alternate functions selected through GPIOE_AFR registers for port E

Pin name	AF0	AF1
PE0	TIM16_CH1	EVENTOUT
PE1	TIM17_CH1	EVENTOUT
PE2	TIM3_ETR	TSC_G7_IO1
PE3	TIM3_CH1	TSC_G7_IO2
PE4	TIM3_CH2	TSC_G7_IO3
PE5	TIM3_CH3	TSC_G7_IO4
PE6	TIM3_CH4	-
PE7	TIM1_ETR	USART5_CK_RTS
PE8	TIM1_CH1N	USART4_TX
PE9	TIM1_CH1	USART4_RX
PE10	TIM1_CH2N	USART5_TX
PE11	TIM1_CH2	USART5_RX
PE12	TIM1_CH3N	SPI1_NSS, I2S1_WS
PE13	TIM1_CH3	SPI1_SCK, I2S1_CK
PE14	TIM1_CH4	SPI1_MISO, I2S1_MCK
PE15	TIM1_BKIN	SPI1_MOSI, I2S1_SD

Table 19. Alternate functions selected through GPIOF_AFR registers for port F

Pin name	AF0	AF1	AF2
PF0	CRS_SYNC	I2C1_SDA	-
PF1	-	I2C1_SCL	-
PF2	EVENTOUT	USART7_TX	USART7_CK_RTS
PF3	EVENTOUT	USART7_RX	USART6_CK_RTS
PF6	-	-	-
PF9	TIM15_CH1	USART6_TX	-
PF10	TIM15_CH2	USART6_RX	-

5 Memory mapping

0xFFFF FFFF 0x4800 17FF AHB2 7 0x4800 0000 0xE010 0000 Cortex-M0 Internal Peripherals 0xE000 0000 6 0xC000 0000 0x4002 43FF AHB1 5 0x4002 0000 Reserved 0xA000 0000 0x4001 8000 4 0x1FFF FFFF APB Option bytes 0x1FFF F800 0x4001 0000 0x8000 0000 System memory 0x4000 8000 3 0x1FFF C800 APB 0x6000 0000 0x4000 0000 Reserved 2 0x4000 0000 0x0804 0000 Flash memory SRAM 0x2000 0000 0x0800 0000 Reserved CODE 0 0x0004 0000 Flash, system memory or SRAM, depending on 0x0000 0000 BOOT configuration 0x0000 0000 Reserved MS34959V1

Figure 9. STM32F091xB/xC memory map



Table 20. STM32F091xB/xC peripheral register boundary addresses

Bus	Boundary address	Size	Peripheral
	0x4800 1800 - 0x5FFF FFFF	~384 MB	Reserved
	0x4800 1400 - 0x4800 17FF	1 KB	GPIOF
	0x4800 1000 - 0x4800 13FF	1 KB	GPIOE
AHB2	0x4800 0C00 - 0x4800 0FFF	1 KB	GPIOD
ALIDZ	0x4800 0800 - 0x4800 0BFF	1 KB	GPIOC
	0x4800 0400 - 0x4800 07FF	1 KB	GPIOB
	0x4800 0000 - 0x4800 03FF	1 KB	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 MB	Reserved
	0x4002 4000 - 0x4002 43FF	1 KB	TSC
	0x4002 3400 - 0x4002 3FFF	3 KB	Reserved
	0x4002 3000 - 0x4002 33FF	1 KB	CRC
	0x4002 2400 - 0x4002 2FFF	3 KB	Reserved
AHB1	0x4002 2000 - 0x4002 23FF	1 KB	FLASH Interface
	0x4002 1400 - 0x4002 1FFF	3 KB	Reserved
	0x4002 1000 - 0x4002 13FF	1 KB	RCC
	0x4002 0400 - 0x4002 0FFF	3 KB	Reserved
	0x4002 0000 - 0x4002 03FF	1 KB	DMA
	0x4001 8000 - 0x4001 FFFF	32 KB	Reserved

Table 20. STM32F091xB/xC peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4001 5C00 - 0x4001 7FFF	9 KB	Reserved
	0x4001 5800 - 0x4001 5BFF	1 KB	DBGMCU
	0x4001 4C00 - 0x4001 57FF	3 KB	Reserved
	0x4001 4800 - 0x4001 4BFF	1 KB	TIM17
	0x4001 4400 - 0x4001 47FF	1 KB	TIM16
	0x4001 4000 - 0x4001 43FF	1 KB	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 KB	Reserved
	0x4001 3800 - 0x4001 3BFF	1 KB	USART1
	0x4001 3400 - 0x4001 37FF	1 KB	Reserved
	0x4001 3000 - 0x4001 33FF	1 KB	SPI1/I2S1
APB	0x4001 2C00 - 0x4001 2FFF	1 KB	TIM1
	0x4001 2800 - 0x4001 2BFF	1 KB	Reserved
	0x4001 2400 - 0x4001 27FF	1 KB	ADC
	0x4001 2000 - 0x4001 23FF	1 KB	Reserved
	0x4001 1C00 – 0x4001 1FFF	1 KB	USART8
	0x4001 1800 – 0x4001 1BFF	1 KB	USART7
	0x4001 1400 – 0x4001 17FF	1 KB	USART6
	0x4001 0800 - 0x4001 13FF	3 KB	Reserved
	0x4001 0400 - 0x4001 07FF	1 KB	EXTI
	0x4001 0000 - 0x4001 03FF	1 KB	SYSCFG + COMP
	0x4000 8000 - 0x4000 FFFF	32 KB	Reserved

Table 20. STM32F091xB/xC peripheral register boundary addresses (continued)

Bus	Boundary address	Size	Peripheral
	0x4000 7C00 - 0x4000 7FFF	1 KB	Reserved
	0x4000 7800 - 0x4000 7BFF	1 KB	CEC
	0x4000 7400 - 0x4000 77FF	1 KB	DAC
	0x4000 7000 - 0x4000 73FF	1 KB	PWR
	0x4000 6C00 - 0x4000 6FFF	1 KB	CRS
	0x4000 - 0x4000 6BFF	1 KB	Reserved
	0x4000 6400 - 0x4000 67FF	1 KB	BxCAN
	0x4000 6000 - 0x4000 63FF	1 KB	CAN RAM
	0x4000 5C00 - 0x4000 5FFF	1 KB	Reserved
	0x4000 5800 - 0x4000 5BFF	1 KB	I2C2
	0x4000 5400 - 0x4000 57FF	1 KB	I2C1
	0x4000 5000 - 0x4000 53FF	1 KB	Reserved
	0x4000 4C00 - 0x4000 4FFF	1 KB	USART4
	0x4000 4800 - 0x4000 4BFF	1 KB	USART3
	0x4000 4400 - 0x4000 47FF	1 KB	USART2
	0x4000 3C00 - 0x4000 43FF	2 KB	Reserved
APB	0x4000 3800 - 0x4000 3BFF	1 KB	SPI2
	0x4000 3400 - 0x4000 37FF	1 KB	Reserved
	0x4000 3000 - 0x4000 33FF	1 KB	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 KB	WWDG
	0x4000 2800 - 0x4000 2BFF	1 KB	RTC
	0x4000 2400 - 0x4000 27FF	1 KB	Reserved
	0x4000 2000 - 0x4000 23FF	1 KB	TIM14
	0x4000 1800 - 0x4000 1FFF	2 KB	Reserved
	0x4000 1400 - 0x4000 17FF	1 KB	TIM7
	0x4000 1000 - 0x4000 13FF	1 KB	TIM6
	0x4000 0800 - 0x4000 0FFF	2 KB	Reserved
	0x4000 0400 - 0x4000 07FF	1 KB	TIM3
	0x4000 0000 - 0x4000 03FF	1 KB	TIM2

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = V_{DDA} = 3.3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



6.1.6 Power supply scheme





Figure 12. Power supply scheme

Caution:

Each power supply pair (V_{DD}/V_{SS} , V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 21: Voltage characteristics*, *Table 22: Current characteristics* and *Table 23: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 21. Voltage characteristics⁽¹⁾

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage	-0.3	4.0	V
V _{DDIO2} -V _{SS}	External I/O supply voltage	-0.3	4.0	V
V _{DDA} -V _{SS}	External analog supply voltage	-0.3	4.0	V
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
V _{BAT} -V _{SS}	External backup supply voltage	-0.3	4.0	V
	Input voltage on FT and FTf pins	V _{SS} – 0.3	V _{DDIOx} + 4.0	V
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} – 0.3	4.0	V
	Input voltage on any other pin	V _{SS} – 0.3	4.0	٧
∆V _{DDx}	Variations between different V _{DD} power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3 sensitivity chara		

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.



^{2.} V_{IN} maximum must always be respected. Refer to for the maximum allowed injected current values.

Table 22. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD power lines (source) ⁽¹⁾	120	
Σl _{VSS}	Total current out of sum of all VSS ground lines (sink) ⁽¹⁾	-120]
I _{VDD(PIN)}	Maximum current into each VDD power pin (source) ⁽¹⁾	100]
I _{VSS(PIN)}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	-100]
	Output current sunk by any I/O and control pin	25]
I _{IO(PIN)}	Output current source by any I/O and control pin	-25]
	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80]
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-80	mA
	Total output current sourced by sum of all I/Os supplied by VDDIO2	-40]
	Injected current on FT and FTf pins	-5/+0 ⁽⁴⁾]
I _{INJ(PIN)} ⁽³⁾	Injected current on TC and RST pin	± 5]
	Injected current on TTa pins ⁽⁵⁾	± 5]
Σl _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	± 25	1

- 1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count QFP packages.
- 3. A positive injection is induced by V_{IN} > V_{DDIOx} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 21: Voltage characteristics* for the maximum allowed input voltage values.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- On these I/Os, a positive injection is induced by V_{IN} > V_{DDA}. Negative injection disturbs the analog performance of the device. See note ⁽²⁾ below *Table 60: ADC accuracy*.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 23. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C



6.3 Operating conditions

6.3.1 General operating conditions

Table 24. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{HCLK}	Internal AHB clock frequency	0	48	MHz		
f _{PCLK}	Internal APB clock frequency		0	48	IVITIZ	
V_{DD}	Standard operating voltage		2.0	3.6	V	
V _{DDIO2}	I/O supply voltage	Must not be supplied if V _{DD} is not present	1.65	3.6	V	
.//	Analog operating voltage (ADC and DAC not used)	Must have a potential equal	V _{DD}	3.6	V	
V_{DDA}	Analog operating voltage (ADC and DAC used)	to or higher than V _{DD}	2.4	3.6	v	
V _{BAT}	Backup operating voltage		1.65	3.6	V	
		TC and RST I/O	-0.3	V _{DDIOx} +0.3		
V_{IN}	I/O input voltage	TTa I/O	-0.3	V _{DDA} +0.3 ⁽¹⁾	V	
		FT and FTf I/O	-0.3	5.5 ⁽¹⁾		
	Ambient temperature for the	Maximum power dissipation	-40	85	°C	
т.	suffix 6 version	Low power dissipation ⁽²⁾	-40	105	C	
TA	Ambient temperature for the	Maximum power dissipation	-40	105	°C	
	suffix 7 version	Low power dissipation ⁽²⁾	-40	125	C	
т.	lunction temperature reserve	Suffix 6 version	-40	105	°C	
TJ	Junction temperature range	Suffix 7 version	-40	125	C	

^{1.} To sustain a voltage higher than V_{DDIOx} +0.3 V, the internal pull-up/pull-down resistors must be disabled.

6.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 25* are derived from tests performed under the ambient temperature condition summarized in *Table 24*.

Table 25. Operating conditions at power-up / power-down

Symbol	Parameter	Parameter Conditions		Max	Unit
	V _{DD} rise time rate		0	∞	
t _{VDD}	V _{DD} fall time rate	-	20	∞	μs/V
+	V _{DDA} rise time rate		0	∞	μ5/ ν
t _{VDDA}	V _{DDA} fall time rate	-	20	∞	



^{2.} In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} (see Section 7.2: Thermal characteristics).

6.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 26* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

Table 26. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{POR/PDR} ⁽¹⁾	Power on/power down	Falling edge ⁽²⁾	1.80	1.88	1.96 ⁽³⁾	V
POR/PDR	reset threshold	Rising edge	1.84 ⁽³⁾	1.92	2.00	V
V _{PDRhyst}	PDR hysteresis		-	40	-	mV
t _{RSTTEMPO} (4)	Reset temporization		1.50	2.50	4.50	ms

^{1.} The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .

Table 27. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	DVD threehold 0	Rising edge	2.1	2.18	2.26	V
V _{PVD0}	PVD threshold 0	Falling edge	2	2.08	2.16	V
V	PVD threshold 1	Rising edge	2.19	2.28	2.37	V
V _{PVD1}	FVD tilleshold 1	Falling edge	2.09	2.18	2.27	V
V	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
V _{PVD2}	FVD tilleshold 2	Falling edge	2.18	2.28	2.38	V
V	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
V _{PVD3}	FVD tilleshold 3	Falling edge	2.28	2.38	2.48	V
V	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
V _{PVD4}	FVD tilleshold 4	Falling edge	2.37	2.48	2.59	V
V	PVD threshold 5	Rising edge	2.57	2.68	2.79	V
V _{PVD5}	FVD tilleshold 5	Falling edge	2.47	2.58	2.69	V
V	PVD threshold 6	Rising edge	2.66	2.78	2.9	V
V _{PVD6}	PVD threshold 6	Falling edge	2.56	2.68	2.8	V
	PVD threshold 7	Rising edge	2.76	2.88	3	V
V _{PVD7}	PVD threshold 7	Falling edge	2.66	2.78	2.9	V
V _{PVDhyst} ⁽¹⁾	PVD hysteresis		-	100	-	mV
I _{DD(PVD)}	PVD current consumption		-	0.15	0.26 ⁽¹⁾	μA

^{1.} Guaranteed by design, not tested in production.



^{2.} The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.

^{3.} Data based on characterization results, not tested in production.

^{4.} Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 28* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

Table 28. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	-40 °C < T _A < +105 °C	1.16	1.2	1.25	V
V _{REFINT}	internal reference voltage	–40 °C < T _A < +85 °C	1.16	1.2	1.24 ⁽¹⁾	V
t _{S_vrefint}	ADC sampling time when reading the internal reference voltage		4 ⁽²⁾	-	-	μs
ΔV_{REFINT}	Internal reference voltage spread over the temperature range	V _{DDA} = 3 V	-	-	10 ⁽²⁾	mV
T _{Coeff}	Temperature coefficient		- 100 ⁽²⁾	-	100 ⁽²⁾	ppm/°C

^{1.} Data based on characterization results, not tested in production.



^{2.} Guaranteed by design, not tested in production.

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled f_{PCLK} = f_{HCLK}

The parameters given in *Table 29* to *Table 32* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

57/

Table 29. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6 V

		.9. Typical ai			I periphe				periphe			
Symbol	Parameter	Conditions	f _{HCLK}		M	lax @ T _A	(1)		М	ax @ T _A	(1)	Unit
Sy	Para			Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	25.8	TBD	TBD	TBD	13.8	TBD	TBD	TBD	
	Supply current in Run mode, code executing from Flash	LIOE burners	48 MHz	25.6	TBD	TBD	TBD	13.9	TBD	TBD	TBD	
		HSE bypass, PLL on	32 MHz	17.0	TBD	TBD	TBD	9.3	TBD	TBD	TBD	
	E E		24 MHz	13.1	TBD	TBD	TBD	7.4	TBD	TBD	TBD	
	Supply current in Run code executing from	HSE bypass,	8 MHz	4.8	TBD	TBD	TBD	2.6	TBD	TBD	TBD	
	ent	PLL off	1 MHz	1.3	TBD	TBD	TBD	1.0	TBD	TBD	TBD	
	cun	LICI alaak	48 MHz	25.7	TBD	TBD	TBD	13.8	TBD	TBD	TBD	
	pply	HSI clock, PLL on	32 MHz	17.1	TBD	TBD	TBD	9.4	TBD	TBD	TBD	
	NS S		24 MHz	12.9	TBD	TBD	TBD	7.3	TBD	TBD	TBD	
		HSI clock, PLL off	8 MHz	4.7	TBD	TBD	TBD	2.8	TBD	TBD	TBD	mA
dd	I _{DD}	HSI48	48 MHz	24.6	TBD	TBD	TBD	13.5	TBD	TBD	TBD	
		LICE by mana	48 MHz	24.5	TBD	TBD	TBD	13.4	TBD	TBD	TBD	
	ode,	HSE bypass, PLL on	32 MHz	16.4	TBD	TBD	TBD	8.5	TBD	TBD	TBD	
	<u> </u>		24 MHz	12.1	TBD	TBD	TBD	6.9	TBD	TBD	TBD	
	n Ru	HSE bypass,	8 MHz	4.5	TBD	TBD	TBD	2.2	TBD	TBD	TBD	
	ent i	PLL off	1 MHz	0.8	TBD	TBD	TBD	0.4	TBD	TBD	TBD	
	Supply current in Run mode, code executing from RAM	HSI clock	48 MHz	25.0	TBD	TBD	TBD	13.6	TBD	TBD	TBD	
	pply ode (HSI clock, PLL on	32 MHz	16.7	TBD	TBD	TBD	8.7	TBD	TBD	TBD	
	NS C		24 MHz	12.4	TBD	TBD	TBD	7.0	TBD	TBD	TBD	
		HSI clock, PLL off	8 MHz	4.7	TBD	TBD	TBD	2.3	TBD	TBD	TBD	
		HSI48	48 MHz	16.2	TBD	TBD	TBD	3.2	TBD	TBD	TBD	
	₹A		48 MHz	16.1	TBD	TBD	TBD	3.0	TBD	TBD	TBD	
	or R	HSE bypass, PLL on	32 MHz	10.6	TBD	TBD	TBD	2.1	TBD	TBD	TBD	
	ep n ash		24 MHz	8.0	TBD	TBD	TBD	1.7	TBD	TBD	TBD	
	urrent in	HSE bypass,	8 MHz	3.0	TBD	TBD	TBD	0.8	TBD	TBD	TBD	
I _{DD}		PLL off	1 MHz	0.4	TBD	TBD	TBD	0.3	TBD	TBD	TBD	mA
			48 MHz	16.2	TBD	TBD	TBD	3.1	TBD	TBD	TBD	
	ply (HSI clock, PLL on	32 MHz	10.7	TBD	TBD	TBD	2.1	TBD	TBD	TBD	
	Sup		24 MHz	8.0	TBD	TBD	TBD	1.8	TBD	TBD	TBD	
	113	HSI clock, PLL off	8 MHz	3.1	TBD	TBD	TBD	0.9	TBD	TBD	TBD	



1. Data based on characterization results, not tested in production unless otherwise specified.

Table 30. Typical and maximum current consumption from the V_{DDA} supply

	er				V _{DDA}	= 2.4 V	1		V _{DDA}	= 3.6 \	/	
Symbol	Para-meter	Conditions (1)	f _{HCLK}		М	ах @ Т _А	(2)		M	ax @ T	A ⁽²⁾	Unit
	Para			Тур	25 °C	85 °C	105 °C	Тур	25 °C	85 °C	105 °C	
		HSI48	48 MHz	296	TBD	TBD	TBD	306	TBD	TBD	TBD	
		HSE	48 MHz	151	TBD	TBD	TBD	164	TBD	TBD	TBD	
	Supply	bypass,	32 MHz	104	TBD	TBD	TBD	112	TBD	TBD	TBD	
	current in Run or	PLL on	24 MHz	81	TBD	TBD	TBD	88	TBD	TBD	TBD	
	Sleep	Sleep HSE	8 MHz	3	TBD	TBD	TBD	4	TBD	TBD	TBD	
I _{DDA}	mode, code	bypass, PLL off	1 MHz	3	TBD	TBD	TBD	4	TBD	TBD	TBD	μΑ
	executing		48 MHz	217	TBD	TBD	TBD	239	TBD	TBD	TBD	
	Flash or RAM	HSI clock, PLL on	32 MHz	172	TBD	TBD	TBD	188	TBD	TBD	TBD	
			24 MHz	143	TBD	TBD	TBD	156	TBD	TBD	TBD	
		HSI clock, PLL off	8 MHz	69	TBD	TBD	TBD	78	TBD	TBD	TBD	

Current consumption from the V_{DDA} supply is independent of whether the digital peripherals are enabled or disabled, being in Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, I_{DDA} is independent from the frequency.



^{2.} Data based on characterization results, not tested in production unless otherwise specified.

Table 31. Typical and maximum consumption in Stop and Standby modes

Sym-	Para-		. Typical and I			@V _{DD} (-				Max ⁽¹⁾		
bol	meter		Conditions	2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
	Supply current in	mod	gulator in run de, all illators OFF							TBD ⁽²⁾			
I _{DD}	Stop mode	pow	gulator in low- ver mode, all illators OFF										
	Supply current in	LSI ON	ON and IWDG										
	Standby mode	LSI OFF	OFF and IWDG										
	Supply	z	Regulator in run mode, all oscillators OFF										
	current in Stop mode	V _{DDA} monitoring ON	Regulator in low-power mode, all oscillators OFF							μA			
	Supply current in	V _{DE}	LSI ON and IWDG ON					ТВ	D				
I _{DDA}	Standby mode		LSI OFF and IWDG OFF	/-									
, DDA	Supply current in	#	Regulator in run mode, all oscillators OFF										
	Stop	V _{DDA} monitoring OFF	Regulator in low-power mode, all oscillators OFF										
	Supply current in	V _{DD}	LSI ON and IWDG ON										
	Standby mode		LSI OFF and IWDG OFF										

^{1.} Data based on characterization results, not tested in production unless otherwise specified.

^{2.} Data based on characterization results and tested in production (using one common test limit for sum of I_{DD} and I_{DDA}).

Table 32. Typical and maximum current consumption from the \mathbf{V}_{BAT} supply

		Conditions			Тур @	V _{BAT}						
Symbol	Parameter		= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	= 3.3 V	= 3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
RTC domain	LSE & RTC ON; "Xtal mode": lower driving capability; LSEDRV[1:0] = '00'	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA	
DD_VBAT	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μΑ

^{1.} Data based on characterization results, not tested in production.



Typical current consumption

The MCU is placed under the following conditions:

- V_{DD} = V_{DDA} = 3.3 V
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f_{HCLK} frequency:
 - 0 wait state and Prefetch OFF from 0 to 24 MHz
 - 1 wait state and Prefetch ON above 24 MHz
- When the peripherals are enabled, f_{PCLK} = f_{HCLK}
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

Table 33. Typical current consumption, code executing from Flash, running from HSE 8 MHz crystal

	-									
Symbol	Parameter	f _{HCLK}	Typical consumption in Run mode		Typical consumption in Sleep mode					Unit
	i didiliotoi	HCLK	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	J.III.			
		48 MHz	TBD	TBD	TBD	TBD				
		36 MHz	TBD	TBD	TBD	TBD				
		32 MHz	TBD	TBD	TBD	TBD				
		24 MHz	TBD	TBD	TBD	TBD				
,	Current	16 MHz	TBD	TBD	TBD	TBD				
l _{DD}	consumption from V _{DD} supply	8 MHz	TBD	TBD	TBD	TBD	- mA			
		4 MHz	TBD	TBD	TBD	TBD				
		2 MHz	TBD	TBD	TBD	TBD				
		1 MHz	TBD	TBD	TBD	TBD				
		500 kHz	TBD	TBD	TBD	TBD				
		48 MHz	TBD							
		36 MHz	TBD							
		32 MHz								
		24 MHz	TBD							
,	Current consumption from	16 MHz		Т	BD		μA			
I _{DDA}	V _{DDA} supply	8 MHz	TBD							
		4 MHz	TBD							
		2 MHz		Т	BD					
		1 MHz		Т	BD					
		500 kHz		Т	BD					

Table 34. Typical and maximum consumption in Stop mode

		-	Conditions		Typ @ V _{DDA} (V _{DD} = 1.8 V)				Max				
	Symbol	Parameter		= 1.8 V	= 2.0 V	= 2.4 V	= 2.7 V	= 3.0 V	= 3.3 V	= 3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C
Ī	I_{DD}	Supply current	upply current	TBD				TBD	TBD	TBD			
Ī	I _{DDA}	in Stop mode	All oscillators OFF		TBD		TBD	TBD	TBD	μA			



I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 36: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DDIOx} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 35. Switching output I/O current consumption

Symbol	Parameter	Conditions ⁽¹⁾	I/O toggling frequency (f _{SW})	Тур	Unit
			4 MHz	0.07	
		V _{DDIOx} = 3.3 V	8 MHz	0.15	
		C =C _{INT}	16 MHz	0.31	
			24 MHz	0.53	
			48 MHz	0.92	
			4 MHz	0.18	
		V _{DDIOx} = 3.3 V	8 MHz	0.37	
		C _{EXT} = 0 pF	16 MHz	0.76	
		$C = C_{INT} + C_{EXT} + C_{S}$	24 MHz	1.39	
			48 MHz	2.188	
	I/O current consumption		4 MHz	0.32	
		V _{DDIOx} = 3.3 V	8 MHz	0.64	
		$C_{EXT} = 10 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	1.25	
			24 MHz	2.23	
I _{SW}			48 MHz	4.442	mA
.244		$V_{DDIOX} = 3.3 \text{ V}$ $C_{EXT} = 22 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	4 MHz	0.49	
			8 MHz	0.94	
			16 MHz	2.38	
			24 MHz	3.99	
			4 MHz	0.64	
4		$V_{DDIOx} = 3.3 \text{ V}$ $C_{EXT} = 33 \text{ pF}$	8 MHz	1.25	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	3.24	
		INT EXT 0	24 MHz	5.02	
		V _{DDIOx} = 3.3 V	4 MHz	0.81	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.7	
		$C = C_{INT} + C_{EXT} + C_{S}$ $C = C_{int}$	16 MHz	3.67	
		V _{DDIOx} = 2.4 V	4 MHz	0.66	
		$C_{EXT} = 47 \text{ pF}$	8 MHz	1.43	
		$C = C_{INT} + C_{EXT} + C_{S}$	16 MHz	2.45	
		C = C _{int}	24 MHz	4.97	

^{1.} C_S = 7 pF (estimated value).



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 36*. The MCU is placed under the following conditions:

- All I/O pins are in analog mode
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- Ambient operating temperature and supply voltage conditions summarized in Table 21: Voltage characteristics

Table 36. Peripheral current consumption

Peripheral		Typical consumption at 25 °C	Unit	
	BusMatrix ⁽¹⁾	3.1		
	CRC	2.0		
	DMA1	5.5		
	DMA2	5.1		
	Flash interface	15.4		
	GPIOA	5.5		
AHB	GPIOB	5.4	∧ /∧4Ы⇒	
АПБ	GPIOC	3.2	μA/MHz	
	GPIOD	3.1		
	GPIOE	4.0		
	GPIOF	2.5		
	SRAM	0.8		
	TSC	5.5		
	All AHB peripherals	61.0		

Table 36. Peripheral current consumption (continued)

	Peripheral .	Typical consumption at 25 °C	Unit	
	APB-Bridge ⁽²⁾	3.6		
	ADC ⁽³⁾	4.3		
	CAN	12.4		
	CEC	0.4		
	CRS	0.0		
	DAC ⁽³⁾	4.2		
	DBG (MCU Debug Support)	0.2		
	I2C1	2.9		
	I2C2	2.4		
	PWR	0.6		
	SPI1	8.8		
	SPI2	7.8		
	SYSCFG and COMP	1.9		
	TIM1	15.2	1	
	TIM14	2.6		
APB	TIM15	8.7		
APB	TIM16	5.8	μΑ/MHz	
	TIM17	7.0		
	TIM2	16.2		
	TIM3	11.9		
	TIM6	11.8		
	TIM7	2.5		
	USART1	17.6		
	USART2	16.3		
	USART3	16.2		
	USART4	4.7		
	USART5	4.4		
	USART6	5.5		
	USART7	5.2		
	USART8	5.1		
	WWDG	1.1		
	All APB peripherals	207.2		

^{1.} The BusMatrix is automatically active when at least one master is ON (CPU, DMA).



^{2.} The APB Bridge is automatically active when at least one peripheral is ON on the Bus.

The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, comparators, is not included. Refer to the tables of characteristics in the subsequent sections.

6.3.6 Wakeup time from low-power mode

The wakeup times given in *Table 37* are the latency between the event and the execution of the first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wait For Interruption) instruction, 16 CPU cycles must be added to the following timings due to the interrupt latency in the Cortex M0 architecture.

The SYSCLK clock source setting is kept unchanged after wakeup from Sleep mode. During wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.

The wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. The wakeup source from Standby mode is the WKUP1 pin (PA0).

All timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*

Typ @VDD = VDDA **Symbol Parameter Conditions** Max Unit = 2.0 V= 2.4 V= 2.7 V= 3 V = 3.3 VRegulator in run 3.2 3.1 2.9 2.9 2.8 5 mode Wakeup from Stop **twustop** mode Regulator in low 7.0 5.8 5.2 4.9 4.6 9 power mode μs Wakeup from 60.4 55.6 53.5 52 51 twustandby Standby mode Wakeup from Sleep 4 SYSCLK cycles **t**WUSLEEP mode

Table 37. Low-power mode wakeup timings

6.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 14*: *High-speed external clock source AC timing diagram*.

Table 38. High-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit	
f _{HSE_ext}	User external clock source frequency	-	8	32	MHz	
V _{HSEH}	OSC_IN input pin high level voltage	0.7 V _{DDIOx}	-	V _{DDIOx}	V	
V _{HSEL}	OSC_IN input pin low level voltage	V _{SS}	-	0.3 V _{DDIOx}	V	
t _{w(HSEH)}	OSC_IN high or low time	15	-	-	ns	
t _{r(HSE)}			-	20	113	

^{1.} Guaranteed by design, not tested in production.

Figure 14. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in *Section 6.3.14*. However, the recommended clock input waveform is shown in *Figure 15*.

Table 39. Low-speed external user clock characteristics

Symbol	Parameter ⁽¹⁾	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency	-	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage	0.7 V _{DDIOx}	-	V _{DDIOx}	V
V _{LSEL}	OSC32_IN input pin low level voltage	V _{SS}	-	0.3 V _{DDIOx}	V
$\begin{matrix} t_{w(\text{LSEH})} \\ t_{w(\text{LSEL})} \end{matrix}$	OSC32_IN high or low time	450	-	-	ns
t _{r(LSE)}	OSC32_IN rise or fall time	-	-	50	115

^{1.} Guaranteed by design, not tested in production.

Figure 15. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 40*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit
f _{OSC_IN}	Oscillator frequency		4	8	32	MHz
R _F	Feedback resistor		-	200	-	kΩ
		During startup ⁽³⁾	-		8.5	
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 10 pF@8 MHz	-	0.4	-	
	HSE current consumption	V_{DD} = 3.3 V, Rm = 45 Ω , CL = 10 pF@8 MHz	-	0.5	-	
I _{DD}		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 5 pF@32 MHz	-	0.8	-	mA
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 10 pF@32 MHz	-	1	-	
		V_{DD} = 3.3 V, Rm = 30 Ω , CL = 20 pF@32 MHz	-	1.5	-	
9 _m	Oscillator transconductance	Startup	10	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 40. HSE oscillator characteristics

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by design, not tested in production.
- 3. This consumption level occurs during the first 2/3 of the $t_{\text{SU(HSE)}}$ startup time
- 4. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (Typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.






Figure 16. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.



Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 41. LSE	oscillator	characteristics	$(f_{LSE} = 32.768 \text{ kHz})$
---------------	------------	-----------------	----------------------------------

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Тур	Max ⁽²⁾	Unit	
I _{DD}		LSEDRV[1:0]=00 lower driving capability	-	0.5	0.9		
	LSE ourrent consumption	LSEDRV[1:0]= 01 medium low driving capability	-	-	1		
	LSE current consumption	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.3	μA	
		LSEDRV[1:0]=11 higher driving capability	-	-	1.6		
	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5	-	-		
		LSEDRV[1:0]= 01 medium low driving capability	8	-	-		
9 _m		LSEDRV[1:0] = 10 medium high driving capability	15	-	-	μA/V	
		LSEDRV[1:0]=11 higher driving capability	25	-	-		
t _{SU(LSE)} (3)	Startup time	V _{DDIOx} is stabilized	-	2	-	s	

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

^{2.} Guaranteed by design, not tested in production.

^{3.} t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer




Figure 17. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.



6.3.8 Internal clock source characteristics

The parameters given in *Table 42* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI) RC oscillator

Table 42. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency		-	8	-	MHz
TRIM	HSI user trimming step		-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI oscillator (factory calibrated)	T _A = -40 to 105 °C	-3.8 ⁽³⁾	-	4.6 ⁽³⁾	%
400		T _A = -10 to 85 °C	-2.9 ⁽³⁾	-	2.9 ⁽³⁾	%
ACC _{HSI}		T _A = 0 to 70 °C	-2.3 ⁽³⁾	-	2.2 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI)}	HSI oscillator startup time		1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI)}	HSI oscillator power consumption		-	80	100 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 18. HSI oscillator accuracy characterization results MAX - MIN $T_A[^{\circ}C]$ 100 120 40 -20 0 20 40 60 80 -2% -3% -4% MS30985V3

57


High-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)

Table 43. HSI14 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI14}	Frequency		-	14	-	MHz
TRIM	HSI14 user-trimming step		-	-	1 ⁽²⁾	%
DuCy _(HSI14)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI14 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.2 ⁽³⁾	-	5.1 ⁽³⁾	%
100		T _A = -10 to 85 °C	-3.2 ⁽³⁾	-	3.1 ⁽³⁾	%
ACC _{HSI14}		T _A = 0 to 70 °C	-2.5 ⁽³⁾	-	2.3 ⁽³⁾	%
		T _A = 25 °C	-1	-	1	%
t _{su(HSI14)}	HSI14 oscillator startup time		1 ⁽²⁾	-	2 ⁽²⁾	μs
I _{DDA(HSI14)}	HSI14 oscillator power consumption		-	100	150 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_{A} = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 19. HSI14 oscillator accuracy characterization results




High-speed internal 48 MHz (HSI48) RC oscillator

Table 44. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	Frequency		-	48	-	MHz
TRIM	HSI48 user-trimming step		0.09 ⁽²⁾	0.14	0.2 ⁽²⁾	%
DuCy _(HSI48)	Duty cycle		45 ⁽²⁾	-	55 ⁽²⁾	%
	Accuracy of the HSI48 oscillator (factory calibrated)	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-4.9 ⁽³⁾	-	4.7 ⁽³⁾	%
ACC		T _A = -10 to 85 °C	-4.1 ⁽³⁾	-	3.7 ⁽³⁾	%
ACC _{HSI48}		T _A = 0 to 70 °C	-3.8 ⁽³⁾	-	3.4 ⁽³⁾	%
		T _A = 25 °C	-2.8	-	2.9	%
t _{su(HSI48)}	HSI48 oscillator startup time		-	-	6 ⁽²⁾	μs
I _{DDA(HSI48)}	HSI48 oscillator power consumption		-	312	350 ⁽²⁾	μΑ

- 1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design, not tested in production.
- 3. Data based on characterization results, not tested in production.

Figure 20. HSI48 oscillator accuracy characterization results



Low-speed internal (LSI) RC oscillator

Table 45. LSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI}	Frequency	30	40	50	kHz
t _{su(LSI)} ⁽²⁾	LSI oscillator startup time	-	-	85	μs
I _{DDA(LSI)} ⁽²⁾	LSI oscillator power consumption	-	0.75	1.2	μΑ

^{1.} V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

6.3.9 PLL characteristics

The parameters given in *Table 46* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

Table 46. PLL characteristics

Cymhal	Parameter		Unit		
Symbol	Farameter	Min	Тур	Max	Offic
£	PLL input clock ⁽¹⁾	1 ⁽²⁾	8.0	24 ⁽²⁾	MHz
f _{PLL_IN}	PLL input clock duty cycle	40 ⁽²⁾	-	60 ⁽²⁾	%
f _{PLL_OUT}	PLL multiplier output clock	16 ⁽²⁾	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200 ⁽²⁾	μs
Jitter _{PLL}	Cycle-to-cycle jitter	-	-	300 ⁽²⁾	ps

^{1.} Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by $f_{\text{PLL OUT}}$.

^{2.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by design, not tested in production.

6.3.10 **Memory characteristics**

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Table 47. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +105 ^{\circ}\text{C}$	40	53.5	60	μs
t _{ERASE}	Page (2 KB) erase time	T _A = -40 to +105 °C	20	-	40	ms
t _{ME}	Mass erase time	T _A = -40 to +105 °C	20	-	40	ms
	L Complete source at	Write mode	-	-	10	mA
IDD	Supply current	Erase mode	-	-	12	mA

^{1.} Guaranteed by design, not tested in production.

Table 48. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles
		1 kcycle ⁽²⁾ at T _A = 85 °C	30	
t _{RET}	Data retention	1 kcycle ⁽²⁾ at T _A = 105 °C	10	Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20	

^{1.} Data based on characterization results, not tested in production.

6.3.11 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 49. They are based on the EMS levels and classes defined in application note AN1709.



^{2.} Cycling performed over the whole temperature range.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_A = +25 °C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-2	TBD
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_A = +25°C, f_{HCLK} = 48 MHz, conforming to IEC 61000-4-4	4B

Table 49. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 50. EMI characteristics

Symbol	Parameter	Conditions	Monitored	Max vs. [f _{HSE} /f _{HCLK}]	Unit
Symbol Fai	raiametei	Conditions	frequency band	8/48 MHz	Oilit
			0.1 to 30 MHz	TBD	
	Peak level		30 to 130 MHz	TBD	dΒμV
S _{EMI}	reak level		130 MHz to 1 GHz	TBD	
			EMI Level	TBD	ı



Electrical sensitivity characteristics 6.3.12

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Maximum **Symbol Conditions Packages** Class Unit **Ratings** value⁽¹⁾ Electrostatic discharge voltage $T_A = +25 \,^{\circ}C$, conforming V_{ESD(HBM)} ΑII 2 2000 V (human body model) to JESD22-A114 Electrostatic discharge voltage $T_A = +25$ °C, conforming ΑII C4 500 ٧ V_{ESD(CDM)} (charge device model) to ANSI/ESD STM5.3.1

Table 51. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 52. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.





^{1.} Data based on characterization results, not tested in production.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A/+0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in Table 53.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Symbol	Description	Func suscep	Unit	
	Description		Positive injection	Oilit
	Injected current on BOOT0	-0	NA	
	Injected current on PF1 pin (FTf pin)	-0	NA	
	Injected current on PC0 pin (TTA pin)	-0	NA	
I _{INJ}	Injected current on PA4, PA5 pins with induced leakage current on adjacent pins less than -20 µA	-5	NA	mA
	Injected current on other FT and FTf pins	-5	NA	
	Injected current on all other TC, TTa and RST pins	-5	+5	

Table 53. I/O current injection susceptibility

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 24: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL} Low level input voltage		TC and TTa I/O	-	-	0.3 V _{DDIOx} +0.07 ⁽¹⁾	
		FT and FTf I/O	-	-	0.475 V _{DDIOx} -0.2 ⁽¹⁾	V
		All I/Os	-	-	0.3 V _{DDIOx}	
	High level input voltage	TC and TTa I/O	0.445 V _{DDIOx} +0.398 ⁽¹⁾	-	-	
V _{IH}		FT and FTf I/O	0.5 V _{DDIOx} +0.2 ⁽¹⁾	-	-	V
		All I/Os	0.7 V _{DDIOx}	-	-	

Table 54. I/O static characteristics

Table 54. I/O static characteristics (continued)

	1	1	`			
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V.	Schmitt trigger	TC and TTa I/O	-	200 ⁽¹⁾	-	m\/
V _{hys}	hysteresis FT and FTf I/O		-	100 ⁽¹⁾	-	mV
		TC, FT and FTf I/O TTa in digital mode $V_{SS} \le V_{IN} \le V_{DDIOx}$	-	-	± 0.1	
I _{lkg}	Input leakage current ⁽²⁾		-	-	1	μA
		TTa in analog mode $V_{SS} \le V_{IN} \le V_{DDA}$	-	-	± 0.2	
		FT and FTf I/O $^{(3)}$ $V_{DDIOx} \le V_{IN} \le 5 \text{ V}$	_	-	10	
R _{PU}	Weak pull-up equivalent resistor	$V_{IN} = V_{SS}$	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁴⁾	$V_{IN} = V_{DDIOx}$	25	40	55	kΩ
C _{IO}	I/O pin capacitance		-	5	-	pF

^{1.} Data based on design simulation only. Not tested in production.



^{2.} The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to *Table 53:* I/O current injection susceptibility.

^{3.} To sustain a voltage higher than V_{DDIOx} + 0.3 V, the internal pull-up/pull-down resistors must be disabled.

^{4.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 21* for standard I/Os, and in *Figure 22* for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production.




Figure 21. TC and TTa I/O input characteristics




Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics

577

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIOX}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 21: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 21: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT, TTa or TC unless otherwise specified).

Table 55. Output voltage characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
V _{OL}	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	,,	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -0.4	-	V	
V _{OL}	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	,,	
V _{OH}	Output high level voltage for an I/O pin	$ I_{IO} = 8 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	2.4	-	V	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	\ \	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$V_{\rm DDIOx} \ge 2.7 \text{ V}$	V _{DDIOx} -1.3	-	\ \ \ \ \	
V _{OL} ⁽³⁾	Output low level voltage for an I/O pin	I _{IO} = 6 mA	-	0.4	V	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	V _{DDIOx} ≥ 2 V	V _{DDIOx} -0.4	-	\ \	
V _{OL} ⁽⁴⁾	Output low level voltage for an I/O pin	II 1 = 4 m A	-	0.4	V	
V _{OH} ⁽⁴⁾	Output high level voltage for an I/O pin	I _{IO} = 4 mA	V _{DDIOx} -0.4	-	V	
V _{OLFm+} (3)	Output low level voltage for an FTf I/O pin in Fm+ mode	$ I_{IO} = 20 \text{ mA}$ $V_{DDIOx} \ge 2.7 \text{ V}$	-	0.4	V	
	Triii+ mode	I _{IO} = 10 mA	-	0.4	V	

The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 21: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO}.

- 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
- 3. Data based on characterization results. Not tested in production.
- 4. Data based on characterization results. Not tested in production.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 23* and *Table 56*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

Table 56. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	-	125	no
x0	t _{r(IO)out}	Output rise time		-	125	ns
XU	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	1	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOX} < 2 \text{ V}$	-	125	ne
	t _{r(IO)out}	Output rise time	1/ ,		125	ns
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	10	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	-	25	ne
01 t _{r(IO)out}		Output rise time		-	25	ns
01	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	4	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	-	62.5	ns
	t _{r(IO)out}	Output rise time		-	62.5	110
		$C_L = 30 \text{ pF}, V_{DDIOX} \ge 2.7 \text{ V}$		-	50	
	£	Maximum frequency ⁽³⁾ $C_L = 50 \text{ pF, } V_{DDIOx} \ge 2.7 \text{ V}$		-	30	MHz
	f _{max(IO)out}	Maximum nequency.	$C_L = 50 \text{ pF}, 2 \text{ V} \le V_{DDIOX} < 2.7 \text{ V}$	-	20	1 IVIHZ
	4		C _L = 50 pF, V _{DDIOx} < 2 V	-	10	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	
11	.	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOX} \ge 2.7 \text{ V}$	-	8	- ns
"	t _{f(IO)out}	Output fail time	$C_L = 50 \text{ pF}, 2 \text{ V} \le V_{DDIOX} < 2.7 \text{ V}$	-	12	
			C _L = 50 pF, V _{DDIOx} < 2 V	-	25	
			$C_L = 30 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	5	
	t	Output rise time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2.7 \text{ V}$	-	8	
	t _{r(IO)out}	Output rise time	$C_L = 50 \text{ pF}, 2 \text{ V} \le V_{DDIOX} < 2.7 \text{ V}$	-	12	
			C _L = 50 pF, V _{DDIOx} < 2 V	-	25	



OSPEEDRy [1:0] value ⁽¹⁾	ue ⁽¹⁾ Symbol Parameter		Conditions		Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽³⁾		-	2	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} \ge 2 \text{ V}$	1	12	ne
Fm+ configuration	t _{r(IO)out}	Output rise time	1		34	ns
(4)	f _{max(IO)out}	Maximum frequency ⁽³⁾			0.5	MHz
	t _{f(IO)out}	Output fall time	$C_L = 50 \text{ pF}, V_{DDIOx} < 2 \text{ V}$	ı	16	ns
	t _{r(IO)out}	Output rise time		ı	44	113
	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10	-	ns

Table 56. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32F0xxxx RM0091 reference manual for a description of GPIO Port configuration register.
- 2. Guaranteed by design, not tested in production.
- 3. The maximum frequency is defined in Figure 23.
- When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the STM32F0xxxx reference manual RM0091 for a detailed description of Fm+ I/O configuration.




Figure 23. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 24: General operating conditions*.

SymbolParameterConditionsMinTypMaxUnit $V_{\text{IL(NRST)}}$ NRST input low level voltage-- $0.3 \text{ V}_{\text{DD}} + 0.07^{(1)}$ $V_{\text{IH(NRST)}}$ NRST input high level voltage $0.445 \text{ V}_{\text{DD}} + 0.398^{(1)}$ --

Table 57. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis		-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse		-	-	100 ⁽¹⁾	ns
V	NRST input not filtered pulse	2.7 < V _{DD} < 3.6	300 ⁽³⁾	-	-	ns
V _{NF(NRST)}	Trico i input not intereu puise	2.0 < V _{DD} < 3.6	500 ⁽³⁾	-	-	113

Table 57. NRST pin characteristics (continued)

- 1. Data based on design simulation only. Not tested in production.
- 2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).
- 3. Data based on design simulation only. Not tested in production.




Figure 24. Recommended NRST pin protection

- 1. The external capacitor protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in Table 57: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 58* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 24: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON		2.4	-	3.6	V
I _{DDA (ADC)}	Current consumption of the ADC ⁽¹⁾	V _{DD} = V _{DDA} = 3.3 V	-	0.9	-	mA
f _{ADC}	ADC clock frequency		0.6	-	14	MHz
f _S ⁽²⁾	Sampling rate		0.05	-	1	MHz

Table 58. ADC characteristics



Table 58. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£ (2)	External trigger fraguency	f _{ADC} = 14 MHz	-	-	823	kHz
f _{TRIG} ⁽²⁾	External trigger frequency		-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range		0	-	V _{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1 and Table 59 for details	-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance		-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor		-	-	8	pF
t _{CAL} ⁽²⁾	Calibration time	f _{ADC} = 14 MHz		5.9		μs
CAL`	Cambration time			83		1/f _{ADC}
		ADC clock = HSI14	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	
W _{LATENCY} ⁽²⁾	ADC_DR register write latency	ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	- 8.5		-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 14 \text{ MHz}$		0.196		μs
		$f_{ADC} = f_{PCLK}/2$		5.5		1/f _{PCLK}
t _{latr} (2)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 12 \text{ MHz}$		0.219		μs
		f _{ADC} = f _{PCLK} /4		10.5		1/f _{PCLK}
		f _{ADC} = f _{HSI14} = 14 MHz	0.188	-	0.259	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI14}	-	1	-	1/f _{HSI14}
t _S (2)	Sampling time	f _{ADC} = 14 MHz	0.107	-	17.1	μs
us.	Camping unic		1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time		0	0	1	μs
(0)	Total conversion time	f _{ADC} = 14 MHz	1	-	18	μs
t _{CONV} ⁽²⁾	(including sampling time)		14 to 252 (t _S fo successive app			1/f _{ADC}

^{1.} During conversion of the sampled value (12.5 x ADC clock period), an additional consumption of 100 μ A on IDD should be taken into account.

$$\begin{aligned} & \text{Equation 1: R}_{\text{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{\text{AIN}} \! < \! \frac{T_{S}}{f_{\text{ADC}} \! \times C_{\text{ADC}} \! \times \text{In}(2^{N+2})} \! - R_{\text{ADC}} \end{aligned}$$



^{2.} Guaranteed by design, not tested in production.

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

 R_{AIN} max $(k\Omega)^{(1)}$ T_s (cycles) t_S (µs) 1.5 0.11 0.4 7.5 0.54 5.9 13.5 0.96 11.4 28.5 2.04 25.2 41.5 2.96 37.2 3.96 55.5 50 71.5 5.11 NA NA 239.5 17.1

Table 59. R_{AIN} max for f_{ADC} = 14 MHz

^{1.} Guaranteed by design, not tested in production.

Table 60. ADC accu	racv ⁽¹⁾⁽²⁾⁽³⁾
--------------------	---------------------------

Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error		±1.3	±2	
EO	Offset error	f _{PCLK} = 48 MHz,	±1	±1.5	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 3 V to 3.6 V	±0.5	±1.5	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1	
EL	Integral linearity error		±0.8	±1.5	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.7 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	
ET	Total unadjusted error		±3.3	±4	
EO	Offset error	f _{PCLK} = 48 MHz,	±1.9	±2.8	
EG	Gain error	f_{ADC} = 14 MHz, R_{AIN} < 10 kΩ V_{DDA} = 2.4 V to 3.6 V	±2.8	±3	LSB
ED	Differential linearity error	T _A = 25 °C	±0.7	±1.3	
EL	Integral linearity error		±1.2	±1.7	

^{1.} ADC DC accuracy values are measured after internal calibration.

- 3. Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input
pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog
input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject
negative current.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.14 does not affect the ADC accuracy.





Figure 25. ADC accuracy characteristics





- Refer to Table 58: ADC characteristics for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 12: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.17 DAC electrical specifications

Table 61. DAC characteristics

Symbol	Parameter	Min	Тур	Max	Unit	Comments
V _{DDA}	Analog supply voltage for DAC ON	2.4	-	3.6	V	
R _{LOAD} ⁽¹⁾	Resistive load with buffer ON	5	-	-	kΩ	Load is referred to ground
R ₀ ⁽¹⁾	Impedance output with buffer OFF	-	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 $M\Omega$
C _{LOAD} ⁽¹⁾	Capacitive load	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer ON	0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer ON	-	-	V _{DDA} – 0.2	V	code (0x0E0) to (0xF1C) at V _{DDA} = 3.6 V and (0x155) and (0xEAB) at V _{DDA} = 2.4 V
DAC_OUT min ⁽¹⁾	Lower DAC_OUT voltage with buffer OFF	-	0.5	-	mV	It gives the maximum output
DAC_OUT max ⁽¹⁾	Higher DAC_OUT voltage with buffer OFF	-	-	V _{DDA} – 1LSB	٧	excursion of the DAC.
(1)	DAC DC current		-	380	μA	With no load, middle code (0x800) on the input
I _{DDA} ⁽¹⁾	consumption in quiescent mode ⁽²⁾	-	-	480	μA	With no load, worst code (0xF1C) on the input
DNL ⁽³⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration
	Integral non linearity (difference between	-	-	±1	LSB	Given for the DAC in 10-bit configuration
INL ⁽³⁾	measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration
	Offset error	-	-	±10	mV	
Offset ⁽³⁾	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{DDA} = 3.6 V
	(0x800) and the ideal value = V _{DDA} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{DDA} = 3.6 V
Gain error ⁽³⁾	Gain error	-	_	±0.5	%	Given for the DAC in 12-bit configuration

Table 61. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t _{SETTLING} ⁽³⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB	-	3	4	μs	$C_{LOAD} \le 50 \text{ pF, } R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽³⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} (3)	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$C_{LOAD} \leq 50$ pF, $R_{LOAD} \geq 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (1)	Power supply rejection ratio (to V _{DDA}) (static DC measurement	-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

^{1.} Guaranteed by design, not tested in production.




^{2.} The DAC is in "quiescent mode" when it keeps the value steady on the output so no dynamic consumption is involved.

^{3.} Data based on characterization results, not tested in production.

6.3.18 Comparator characteristics

Table 62. Comparator characteristics

Symbol	Parameter	Conditions		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage				-	3.6	
V_{IN}	Comparator input voltage range			0	-	V _{DDA}	V
V _{SC}	V _{REFINT} scaler offset voltage			-	±5	±10	mV
t _{S_SC}	V _{REFINT} scaler startup time from power down			-	-	0.2	ms
t _{START}	Comparator startup time	Startup time to reach prespecification	opagation delay	-	-	60	μs
		Ultra-low power mode		-	2	4.5	
	Propagation delay for	Low power mode	-	0.7	1.5	μs	
	200 mV step with	Medium power mode	Medium power mode			0.6	
	100 mV overdrive	High speed mode $V_{DDA} \ge 2.7 \text{ N}$		-	50	100	— ns l
4		riigii speed mode	-	100	240		
t_D		Ultra-low power mode		-	2	7	
	Propagation delay for	Low power mode		-	0.7	2.1	μs
	full range step with	Medium power mode	Medium power mode			1.2	
	100 mV overdrive	High speed mode	V _{DDA} ≥ 2.7 V	-	90	180	ns
		riigir speed mode	$V_{DDA} < 2.7 V$	-	110	300	29
V_{offset}	Comparator offset error			-	±4	±10	mV
dV _{offset} /dT	Offset error temperature coefficient			-	18	-	μV/°C
		Ultra-low power mode		-	1.2	1.5	
I	COMP current	Low power mode			3	5	
I _{DD(COMP)}	consumption	Medium power mode		-	10	15	
		High speed mode		-	75	100	



Min⁽¹⁾ Max⁽¹⁾ Тур Unit **Symbol Parameter Conditions** No hysteresis 0 (COMPxHYST[1:0]=00) High speed mode 3 13 Low hysteresis 8 All other power (COMPxHYST[1:0]=01) 5 10 modes Comparator hysteresis High speed mode 7 26 mV V_{hys} Medium hysteresis 15 All other power (COMPxHYST[1:0]=10) 9 19 modes High speed mode 18 49 High hysteresis 31 All other power (COMPxHYST[1:0]=11) 19 40 modes

Table 62. Comparator characteristics (continued)

6.3.19 Temperature sensor characteristics

Table 63. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₃₀	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	Startup time	4	-	10	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature		-	-	μs

^{1.} Guaranteed by design, not tested in production.

6.3.20 V_{BAT} monitoring characteristics

Table 64. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	50	-	kΩ
Q	Ratio on V _{BAT} measurement	-	2	-	
Er ⁽¹⁾	Error on Q	-1	-	+1	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the V _{BAT}	4	-	-	μs

^{1.} Guaranteed by design, not tested in production.



^{1.} Data based on characterization results, not tested in production.

Measured at V_{DDA} = 3.3 V ± 10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 3: Temperature sensor calibration values.

6.3.21 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 6.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 65. TIMx characteristics

Symbol	Parameter	Conditions	Min	Max	Unit	
t(TIM)	Timer resolution time		1	-	t _{TIMxCLK}	
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 48 MHz	20.8	-	ns	
f	Timer external clock		0	f _{TIMxCLK} /2	MHz	
f _{EXT} frequency or CH4	frequency on CH1 to CH4	f _{TIMxCLK} = 48 MHz	0	24	MHz	
Res _{TIM}	Timer resolution	TIMx (except TIM2)	-	16	bit	
I KC3 M	Timer resolution	TIM2	-	32	Dit	
t _{COUNTER}	16-bit counter clock		1	65536	t _{TIMxCLK}	
COUNTER	period	f _{TIMxCLK} = 48 MHz	0.0208	1365	μs	
tmax count	Maximum possible count		-	65536 × 65536	t _{TIMxCLK}	
MAX_COUNT	with 32-bit counter	f _{TIMxCLK} = 48 MHz	-	89.48	s	

Table 66. IWDG min/max timeout period at 40 kHz (LSI)⁽¹⁾

		-	` '	
Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.1	409.6	
/8	1	0.2	819.2	
/16	2	0.4	1638.4	
/32	3	0.8	3276.8	ms
/64	4	1.6	6553.6	
/128	5	3.2	13107.2	
/256	6 or 7	6.4	26214.4	

These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 67. WWDG min/max timeout value at 48 MHz (PCLK)

			, ,	
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	ma
4	2	0.3413	21.8453	ms
8	3	0.6826	43.6906	



6.3.22 Communication interfaces

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and $V_{\rm DDIOx}$ is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 68. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in *Table 69* for SPI or in *Table 70* for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 24: General operating conditions*.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 69. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
1/t _{c(SCK)}	SFI Clock frequency	Slave mode	-	18	IVITZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 15 pF	-	6	ns
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-	
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 -2	Tpclk/2 + 1	
t _{su(MI)}	Data input setup time	Master mode	4	-	
t _{su(SI)}	Data input setup time	Slave mode	5	-	
t _{h(MI)}	Data input hald time	Master mode	4	-	
t _{h(SI)}	Data input hold time	Slave mode	5	-	ns
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk	
t _{dis(SO)} (3)	Data output disable time	Slave mode	0	18	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	11.5	-	
t _{h(MO)}	Data output hold time	Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

^{1.} Data based on characterization results, not tested in production.

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z






Figure 27. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .




Figure 29. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .

Table 70. I²S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CK}	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)		1.601	MHz
1/t _{c(CK)}		Slave mode	0	6.5	
t _{r(CK)}	I ² S clock rise time	Capacitive load C _L = 15 pF	-	10	
t _{f(CK)}	I ² S clock fall time		-	12	
t _{w(CKH)}	I2S clock high time	Master f _{PCLK} = 16 MHz, audio frequency = 48 kHz	306	-	
t _{w(CKL)}	I2S clock low time		312	-	ns
t _{v(WS)}	WS valid time	Master mode	2	-	
t _{h(WS)}	WS hold time	Master mode	2	-	
t _{su(WS)}	WS setup time	Slave mode	7	-	
t _{h(WS)}	WS hold time	Slave mode	0	-	
uCy(SCK)	I2S slave input clock duty cycle	Slave mode	25	75	%

Symbol	Parameter Conditions		Min	Max	Unit
t _{su(SD_MR)}	Data input setup time	Master receiver	6	-	
t _{su(SD_SR)}	Data input setup time	2	-		
t _{h(SD_MR)} (2)	Data input hold time	Master receiver	4	-	
t _{h(SD_SR)} (2)	Data input noid time	Slave receiver	0.5	-	ns
$t_{v(SD_ST)}^{(2)}$	Data output valid time	Slave transmitter (after enable edge)	-		113
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	13	-	
t _{v(SD_MT)} ⁽²⁾	Data output valid time	Master transmitter (after enable edge)	-	4	
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	0	-	

Table 70. I²S characteristics⁽¹⁾ (continued)

- 1. Data based on design simulation and/or characterization results, not tested in production.
- 2. Depends on f_{PCLK} . For example, if f_{PCLK} = 8 MHz, then T_{PCLK} = 1/ f_{PLCLK} = 125 ns.




Figure 30. I2S slave timing diagram (Philips protocol)

- 1. Measurement points are done at CMOS levels: 0.3 × V_{DDIOx} and 0.7 × V_{DDIOx} .
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 31. I2S master timing diagram (Philips protocol)

CAN (controller area network) interface

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CAN_TX and CAN_RX).

47/

^{1.} Data based on characterization results, not tested in production.

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.



Figure 32. UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package outline

1. Drawing is not to scale.

Table 71. UFBGA100 – ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.060	0.080	0.100	0.0024	0.0031	0.0039
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	-	7.000	-	-	0.2756	-
D1	-	5.500	-	-	0.2165	-
E	-	7.000	-	-	0.2756	-
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
FD	-	0.750	-	-	0.0295	-
FE	-	0.750	-	-	0.0295	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 33. UFBGA100 recommended footprint





Table 72. UFBGA100 recommended PCB design rules

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.27 mm
Dsm	0.35 mm typ (depending on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter

Marking of engineering samples for UFBGA100

The following figure shows the engineering sample marking for the UFBGA100 package. Only the information field containing the engineering sample marking is shown.

Figure 34. UFBGA100 package top view



1. Samples marked "E" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.






Figure 35. LQFP100 - 14 x 14 mm 100 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 73. LQFP100 - 14 x 14 mm low-profile quad flat package mechanical data


Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.000	-	-	0.4724	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	

Table 73. LQFP100 – 14 x 14 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0°	3.5°	7°	0°	3.5°	7°

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. LQFP100 recommended footprint



1. Dimensions are in millimeters.

Marking of engineering samples for LQFP100

The following figure shows the engineering sample marking for the LQFP100 package. Only the information field containing the engineering sample marking is shown.




Figure 37. LQFP100 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.






Figure 38. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 74. LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090		0.200	0.0035	-	0.0079
D	11.800	12.000	12.200	0.4646	0.4724	0.4803
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016
D3	-	7.500	-	-	0.2953	-



Table 74. LQFP64 – 10 x 10 mm low-profile quad flat package mechanical data (continued)

Sumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
E	11.800	12.000	12.200	0.4646	0.4724	0.4803
E1	9.800	10.000	10.200	0.3858	0.3937	0.4016
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0°	3.5°	7°	0°	3.5°	7°

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

12.7 10.3 ai14909b

Figure 39. LQFP64 recommended footprint

1. Dimensions are in millimeters.

Marking of engineering samples for LQFP64

The following figure shows the engineering sample marking for the LQFP64 package. Only the information field containing the engineering sample marking is shown.




Figure 40. LQFP64 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.






Figure 41. LQFP48 - 7 x 7 mm, 48 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 75. LQFP48 – 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-

112/123 DocID026284 Rev 1

Table 75. LQFP48 – 7 x 7 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0°	3.5°	7°	0°	3.5°	7°

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 42. LQFP48 recommended footprint

1. Dimensions are in millimeters.

Marking of engineering samples for LQFP48

The following figure shows the engineering sample marking for the LQFP48 package. Only the information field containing the engineering sample marking is shown.

Engineering sample marking¹

Es

MS32160V1

Figure 43. LQFP48 package top view

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.






Figure 44. UFQFPN48 - 7 x 7 mm, 0.5 mm pitch, package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 76. UFQFPN48 - 7 x 7 mm, 0.5 mm pitch, package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-/	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

ai15697

Figure 45. UFQFPN48 recommended footprint

1. Dimensions are in millimeters.

DocID026284 Rev 1 116/123

Marking of engineering samples for UFQFPN48

The following figure shows the engineering sample marking for the UFQFPN48 package. Only the information field containing the engineering sample marking is shown.

Engineering sample marking¹

Es

MS31469V1

Figure 46. UFQFPN48 package top view

Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to
customer for electrical compatibility evaluation and may be used to start customer qualification where
specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production.
Only if ST has authorized in writing the customer qualification Engineering Samples can be used for
reliability qualification trials.

7.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 24: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max x \Theta_{JA})$$

Where:

- T_A max is the maximum temperature in °C,
- Θ_{JA} is the package junction-to- thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction- UFBGA100 - 7 × 7 mm	55	
	Thermal resistance junction- LQFP100 - 14 × 14 mm	42	
	Thermal resistance junction- LQFP64 - 10 × 10 mm / 0.5 mm pitch	44	°C/W
Θ_{JA}	Thermal resistance junction- LQFP48 - 7 × 7 mm	54	C/VV
	Thermal resistance junction- UFQFPN48 - 7 × 7 mm	32	
	Thermal resistance junction- WLCSP49 - 0.4 mm pitch	49	

Table 77. Package thermal characteristics

7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8: Part numbering*.

Each temperature range suffix corresponds to a specific guaranteed temperature at maximum dissipation and to a specific maximum junction temperature.

118/123 DocID026284 Rev 1



As applications do not commonly use the STM32F0 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in *Table* 77 T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

$$T_{\text{-lmax}}$$
 = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ($-40 < T_{\perp} < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8: Part numbering).

Note:

With this given P_{Dmax} we can find the T_{Amax} allowed for a given device temperature range (order code suffix 6 or 7).

Suffix 6:
$$T_{Amax} = T_{Jmax}$$
 - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 105\text{-}20.115 = 84.885 ^{\circ}\text{C}$
Suffix 7: $T_{Amax} = T_{Jmax}$ - $(45^{\circ}\text{C/W} \times 447 \text{ mW}) = 125\text{-}20.115 = 104.885 ^{\circ}\text{C}$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in *Table 77* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W


 T_{Jmax} = 100 °C + (45 °C/W × 134 mW) = 100 °C + 6.03 °C = 106.03 °C



This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Section 8: Part numbering*) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to *Figure 47* to select the required temperature range (suffix 6 or 7) according to your temperature or power requirements.



8 Part numbering

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

Table 78. Ordering information scheme 091 Example: STM32 С Τ **Device family** STM32 = ARM-based 32-bit microcontroller **Product type** F = General-purpose **Sub-family** 091 = STM32F091xx Pin count C = 48 pins R = 64 pins V = 100 pins Code size B = 128 Kbytes of Flash memory C = 256 Kbytes of Flash memory **Package** H = UFBGA T = LQFP U = UFQFPN Y = WLCSP Temperature range $6 = -40 \text{ to } 85 \,^{\circ}\text{C}$ $7 = -40 \text{ to } 105 \,^{\circ}\text{C}$ **Options**

xxx = programmed parts
TR = tape and reel

9 Revision history

Table 79. Document revision history

Date	Revision	Changes
31-Jul-2014	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID026284 Rev 1