








Evading various "ends" – the hardware view




Data partially collected by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond





Sequential Software

Parallel Hardware








Design Goals





"Regression Free"

High Performance



spcl.inf.ethz.ch

Tool: Polyhedral Modeling




Program Code

$$(i, j) = (4,4)$$

Polly -- Performing Polyhedral Optimizations on a Low-Level Intermediate Representation Tobias Grosser et al, Parallel Processing Letter, 2012

Iteration Space








Mapping Computation to Device




Iteration Space



$$BID = \{(i,j) \rightarrow \left(\left\lfloor \frac{i}{4} \right\rfloor \% 2, \left\lfloor \frac{j}{3} \right\rfloor \% 2 \right) \}$$

$$TID = \{(i,j) \rightarrow (i \% 4, j \% 3) \}$$

Device Blocks & Threads










Memory Hierarchy of a Heterogeneous System








Host-device date transfers










Host-device date transfers










Mapping onto fast memory










Mapping onto fast memory






Polyhedral parallel code generation for CUDA, Verdoolaege, Sven et. al, ACM Transactions on Architecture and Code Optimization, 2013





Profitability Heuristic









From kernels to program – data transfers



```
void heat(int n, float A[n], float hot, float cold) {
  float B[n] = \{0\};
  initialize(n, A, cold);
  setCenter(n, A, hot, n/4);
  for (int t = 0; t < T; t++) {
     average(n, A, B);
     average(n, B, A);
     printf("Iteration %d done", t);
```

Data Transfer – Per Kernel

Host Memory

Device Memory

```
void heat(int n, float A[n], ...) {
  initialize(n, A, cold);
  setCenter(n, A, hot, n/4);
  for (int t = 0; t < T; t++) {
    average(n, A, B);
    average(n, B, A);
    printf("Iteration %d done", t);
} }</pre>
```

```
initialize()
                           D \to H
                                                  D \rightarrow H
setCenter()
                                  H \rightarrow D D \rightarrow H
average()
                                                        H \rightarrow D D \rightarrow H
average()
                                             H \rightarrow D D \rightarrow H
average()
```





Data Transfer – Inter Kernel Caching

Host Memory

Device Memory

```
void heat(int n, float A[n], ...) {
  initialize(n, A, cold);
  setCenter(n, A, hot, n/4);
  for (int t = 0; t < T; t++) {
     average(n, A, B);
     average(n, B, A);
     printf("Iteration %d done", t);
 }}
```

```
initialize()
setCenter()
average()
                                        D \rightarrow HH \rightarrow D
average()
average()
```


Evaluation

Workstation: 10 core SandyBridge Mobile: 4 core Haswell

NVIDIA Titan Black (Kepler) NVIDIA GT730M (Kepler)



LLVM Nightly Test Suite











Some results: Polybench 3.2





Xeon E5-2690 (10 cores, 0.5Tflop) vs. Titan Black Kepler GPU (2.9k cores, 1.7Tflop)

Compiles all of SPEC CPU 2006 – Example: LBM




Cactus ADM (SPEC 2006)








Cactus ADM (SPEC 2006) - Data Transfer








Polly-ACC

http://spcl.inf.ethz.ch/Polly-ACC





Brave new compiler world!?

Unfortunately not ...

- Limited to affine code regions
- Maybe generalizes to control-restricted programs
- No distributed anything!!



- Much of traditional HPC fits that model
- Infrastructure is coming along








Bad news:

- Modern data-driven HPC and Big Data fits less well
- Need a programming model for <u>distributed</u> heterogeneous machines!





How do we program GPUs today?





CUDA

- over-subscribe hardware
- use spare parallel slack for latency hiding

device

compute core



MPI

- host controlled
- full device synchronization


active thread



instruction latency



Latency hiding at the cluster level?



dCUDA (distributed CUDA)

- unified programming model for GPU clusters
- · avoid unnecessary device synchronization to enable system wide latency hiding





Talk on Wednesday

Tobias Gysi, Jeremiah Baer, TH: "dCUDA: Hardware Supported Overlap of Computation and Communication"

Wednesday, Nov. 16th 4:00-4:30pm Room 355-D