# TYPES SN54181, SN54LS181, SN54S181, SN74181, SN74LS181, SN74S181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

DECEMBER 1972 - REVISED DECEMBER 1983

- Full Look-Ahead for High-Speed Operations on Long Words
- Input Clamping Diodes Minimize Transmission-Line Effects
- Darlington Outputs Reduce Turn-Off
  Time
- Arithmetic Operating Modes:


Addition
Subtraction
Shift Operand A One Position
Magnitude Comparison
Plus Twelve Other Arithmetic
Operations

Logic Function Modes:

 Exclusive-OR
 Comparator
 AND, NAND, OR, NOR
 Plus Ten Other Logic Operations

SN54181, SN54LS181, SN54S181 . . . J OR W PACKAGE

SN54LS181, SN54S181 ... FK PACKAGE SN74LS181, SN74S181 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

#### TYPICAL ADDITION TIMES

NUMBER		ADDITION TIMES		PACI	AGE COUNT	CARRY METHOD
OF BITS	USING '181 AND '182	USING 'LS181 AND '182	USING 'S181 AND 'S182	ARITHMETIC/ LOGIC UNITS	LOOK-AHEAD CARRY GENERATORS	BETWEEN ALU's
1 to 4	24 ns	24 ns	11 ns	1		NONE
5 to 8	36 ns	40 ns	18 ns	2		RIPPLE
9 to 16	36 ns	44 ns	19 ns	3 or 4	1	FULL LOOK-AHEAD
17 to 64	60 ns	68 ns	28 ns	5 to 16	2 to 5	FULL LOOK-AHEAD

#### description

The '181, 'LS181, and 'S181 are arithmetic logic units (ALU)/function generators that have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the SN54182, SN54S182, SN74182, or SN74S182, full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown above illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading '182 or 'S182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the '182 and 'S182.

If high speed is not of importance, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_{n+4})$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TTL DEVICES

#### description (continued)

The '181, 'LS181, and 'S181 will accommodate active-high or active-low data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā <sub>0</sub>	B̄ <sub>0</sub>	Ā <sub>1</sub>	B <sub>1</sub>	Ā <sub>2</sub>	B <sub>2</sub>	Ā3	B <sub>3</sub>	Fo	F <sub>1</sub>	F <sub>2</sub>	₹3	Cn	Cn+4	P	G
Active-high data (Table 2)	A <sub>0</sub>	Bo	Α1	B <sub>1</sub>	A <sub>2</sub>	B <sub>2</sub>	А3	В3	F <sub>0</sub>	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	Ūn.	Cn+4	х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The '181, 'LS181, or 'S181 can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU must be in the subtract mode with  $C_n$  = H when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output ( $C_{n+4}$ ) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

INPUT Cn	OUTPUT C <sub>n+4</sub>	ACTIVE-LOW DATA (FIGURE 1)	ACTIVE-HIGH DATA (FIGURE 2)
Н	н	A ≥ B	A ≤ B
Н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

Series 54, 54LS, and 54S devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74, 74LS, and 74S devices are characterized for operation from 0°C to 70°C.

#### signal designations

The '181, 'LS181, and 'S181 together with the '182 and 'S182 can be used with the signal designations of either Figure 1 or Figure 2. The inversion indicators  $\{O\}$  and the bars over the terminal letter symbols (e.g.,  $\overline{C}$ ) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at  $\overline{C}$  means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2.



## signal designations (continued)




TABLE 1

_	051.5	07101			ACTIVE-LOW DA	TA
	SELE	CTION		M = H	M = L; ARITHN	METIC OPERATIONS
S3	S2	S1	SO	LOGIC FUNCTIONS	Cn = L (no carry)	Cn = H (with carry)
L	L	L	L	F = A	F = A MINUS 1	F = A
L	L	L	н	F = AB	F = AB MINUS 1	F = AB
L	L	Н	L	F = A + B	F = AB MINUS 1	F = AB
L	L	н	н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO
L	н	L	L	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
L	н	L	н	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
L	н	н	L	F ≈ A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
L	н	н	н	F = A + B	F = A + B	F = (A + B) PLUS 1
Н	L	L	L	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1
н	L	L	н	F = A 🕀 B	F = A PLUS B	F ≈ A PLUS B PLUS 1
Н	L	н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1
н	L	Н	н	F = A + B	F = (A + B)	F = (A + B) PLUS 1
н	н	L	L	F = 0	F=A	F = A PLUS A PLUS 1
н	н	L	н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	Ł	F = AB	F ≖ AB PLUS A	F = AB PLUS A PLUS 1
н	н	н	н	F≂A	F = A	F = A PLUS 1


TABLE 2

	SEL E	CTION			ACTIVE-HIGH DA	ATA .
	JEEL			M = H	M = L; ARITHM	ETIC OPERATIONS
<b>S3</b>	<b>S2</b>	S1	S0	LOGIC FUNCTIONS	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = A	F=A	F = A PLUS 1
L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1
L	L	Н	L	F = AB	F = A + B	F = (A + B) PLUS 1
L	L	Н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO
L	Н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1
L	Н	L	н	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
L	Н	н	L	F = A ⊕ B	F = A MINUS B MINUS 1	F = A MINUS B
<u> </u>	Н	н	Н	F = AB	F = AB MINUS 1	F = AB
н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1
Н	L	L	Н	F = A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	н	L	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1
Н	L	Н	Н	F = AB	F = AB MINUS 1	F= AB
Н	н	L	L	F = 1	F = A	F = A PLUS A PLUS 1
Н	Н	L	Н	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
н	н	н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A

პ

TTL DEVICES





Pin numbers shown on logic notation are for DW, J or N packages.

# 

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

-65°C to 150°C

#### recommended operating conditions

Storage temperature range

		SN54181				SN74181			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	v		
High-level output current, IOH (All outputs except A = B)			-800	1		-800	μА		
Low-level output current, IOL			16	T -		16	mA		
Operating free-air temperature, TA	-55		125	0		70	°C		

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

İ	PARAMET	ER	TEST CO	ONDITIONS†		SN5418	1		SN7418	1	
ļ			1231 00	JADITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	·			2			2			V
VIL	Low-level input voltage				Ī		0.8			8.0	v
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1.5	1		-1.5	v
VOH	High-level output voltage	ge,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	1						
VUH	any output except A =	В	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		V ,
ЮН	High-level output curre	nt,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,				†·-			
ЮН	A = B output only		V <sub>IL</sub> = 0.8 V,	V <sub>OH</sub> = 5.5 V			250			250	μА
Vai	Low-level output voltage		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	<b>†</b>		·	<u> </u>			
*UL	CONTINUE OUTPUT VOITING	le.	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 16 mA	ĺ	0.2	0.4		0.2	0.4	V
H	Input current at		14 844 V	W 55W				<u> </u>			
''	maximum input voltage		V <sub>CC</sub> ≈ MAX,	V   = 5.5 V			1			1	mA
		Mode input					40			40	
' <sub>Пн</sub>	High-level	Any A or B input	V <sub>CC</sub> = MAX,	V = 0.4 V			120			120	
1.14	input current	Any S input	VCC - MAX,	V   = 2.4 V			160			160	- дА
		Carry input	]				200			200	
		Mode input					-1.6			-1.6	$\neg$
l	Low-level	Any A or B input	1.,				-4.8			-4.8	i
HE	input current	Any S input	V <sub>CC</sub> = MAX,	$V_1 = 0.4 \text{ V}$			-6.4			-6.4	mA
		Carry input	1				-8			-8	
1	Short-circuit output cur	rent,									
los	any output except A = I	8 8	V <sub>CC</sub> = MAX		-20		-55	-18		57	mA
Icc	Supply current		V <sub>CC</sub> = MAX,	Condition A		88	127		88	140	mA
			See Note 3	Condition B		94	135		94	150	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{\ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

Not more than one output should be shorted at a time.

NOTE 3: With outputs open,  $I_{CC}$  is measured for the following conditions:

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



# switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (C<sub>L</sub> = 15 pF, R<sub>L</sub> = 400 $\Omega$ , see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>†</sup> PLH		C			12	18	ns
<sup>‡</sup> PHL	C <sub>n</sub>	C <sub>n+4</sub>			13	19	] "
<sup>†</sup> PLH	Any A or B	C	M = 0 V, S0 = S3 = 4.5 V,	T	28	43	ns
<sup>t</sup> PHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 0 V (SUM mode)		27	41	1
tPLH	Any A or B	C <sub>n+4</sub>	M = 0 V, S0 = S3 = 0 V,		35	50	ns
<sup>†</sup> PHL	Any A or b	℃n+4	S1 = S2 = 4.5 V (DIFF mode)		33	50	] '''
<sup>t</sup> PLH		Any F	M = 0 V	T	13	19	ns
tPHL	C <sub>n</sub>	Anyr	(SUM or DIFF mode)		12	18	] '''
<sup>†</sup> PLH		G	M = 0 V, S0 = S3 = 4.5 V,	T	13	19	ns
tPHL .	Any Ā or B		S1 = S2 = 0 V (SUM mode)		13	19	] '''
tPLH .		G	M = 0 V, S0 = S3 = 0 V,		17	25	T
†PHL	Any Ā or B	'	S1 = S2 = 4.5 V (DIFF mode)		17	25	ns
<sup>t</sup> PLH		P	M = 0 V, S0 = S3 = 4.5 V,		13	19	ns
<sup>†</sup> PHL	Any Ā or B	F	S1 = S2 = 0 V (SUM mode)		17	25	] '''
<sup>t</sup> PLH	Any A or B	P	M = 0 V, S0 = S3 = 0 V,	1	17	25	ns
<sup>t</sup> PHL	Any A or B	[	S1 = S2 = 4.5 V (DIFF mode)		17	25	] '''
<sup>t</sup> PLH	Ā <sub>i</sub> or B̄ <sub>i</sub>	F;	M = 0 V, S0 = S3 = 4.5 V,		28	_	l ne
<sup>t</sup> PHL	A <sub>i</sub> or b <sub>i</sub>	,,	S1 = S2 = 0 V (SUM mode)		21	32	1
<sup>t</sup> PLH	Ā <sub>i</sub> or B <sub>i</sub>	F,	M = 0 V, S0 = S3 = 0 V,		32	48	ns
<sup>t</sup> PHL	A <sub>i</sub> or B <sub>i</sub>		S1 = S2 = 4.5 V (DIFF mode)		23	34	] ''`
<sup>†</sup> PLH	Ā <u>Ā</u>	F;	M = 4.5 V (logic mode)		32	48	ns
<sup>t</sup> PHL	Ā <sub>i</sub> or B̄ <sub>i</sub>	Fi	W = 4.5 v (logic mode)		23	34	] '''
tPLH .	Any Ā or B	A = B	M = 0 V, S0 = S3 = 0 V,		35	50	ns
tPHL	Any A or B	M-B	S1 = S2 = 4.5 V (DIFF mode)		32	48	1 ''`


 $<sup>\</sup>P$  tp\_H  $\equiv$  propagation delay time, low-to-high-level output


tpHL ≡ propagation delay time, high-to-low-level output

NOTE 4: See General Information Section for load circuits and voltage waveforms.

#### schematics of inputs and outputs







# TYPES SN54LS181, SN74LS181 ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS

absolute maximum ratings over reco	m	me	end	led	op	er	ati	ng	fŧ	ee	-a	ir 1	ter	np	er	atı	ure	e ra	anç	je	(uı	nle	SS	ot	he	rw	ise	n	oted)
Supply voltage, V <sub>CC</sub> (see Note 1)																													7 V
Input voltage																													5.5 V
Interemitter voltage (see Note 2)																													5.5 V
Operating free-air temperature range	: 5	SN	541	_S1	81																				-F	55°	°C 1	to '	125°C
		SN	741	_S1	81																					(	o°C	to	70°C
Storage temperature range																									-6	35°	°C t	to '	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each Ā input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

#### recommended operating conditions

	SI	N54LS1	81	SI	N74LS1	81	
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH (All outputs except A = B)			-400			-400	μА
Low-level output current, IOL			4			8	mA
Operating free-air temperature, T <sub>A</sub>	-55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARA	METED	TES	T CONDITIONS	·t	SI	N54LS1	81	SI	V74LS1	81	
	FARA	VIETEN	163	T CONDITIONS	<b>,</b>	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level in	put voltage				2			2			V
VIL	Low-level in	put voltage		· ·				0.7			8.0	V
Vικ	Input clamp	voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.5			-1.5	V
Vон	•	utput voltage, except A = B	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,			2.5	3.4		2.7	3.4		V
ІОН	High-level o A = B outpu	utput current, it only	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,					100			100	μА
	Low-level	All outputs			I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	
VOL		Air outputs	V <sub>CC</sub> = MIN,	$V_{IH} = 2 V$ ,	IOL = 8 mA					0.35	0.5	.,
VOL	voltage	Output G	V <sub>IL</sub> = V <sub>IL</sub> max		I <sub>OL</sub> = 16 mA		0.47	0.7		0.47	0.7	V
-	vortage	Output P			IOL = 8 mA		0.35	0.6		0.35	0.5	1
	Input	Mode input						0.1			0.1	
	current at	Any A or Binput	V <sub>CC</sub> = MAX,	V E E V				0.3			0.3	
11	max. input	Any S input	ACC = MYYY	VI - 5.5 V				0.4			0.4	mA
	voltage	Carry input						0.5			0.5	
	High-level	Mode input						20			20	
чн	input	Any A or B input	V <sub>CC</sub> = MAX,	V. = 2.7 V				60			60	
HIי	current	Any Sinput	VCC - MAX,	VI - 2.7 V				80			80	μА
	Current	Carry input						100			100	
	Low-level	Mode input						-0.4			-0.4	
1	input	Any A or B input	VCC = MAX,	V <sub>I</sub> = 0.4 V				-1.2			-1.2	mA
11L	•	Any S input	ACC - MIXY	V  - 0.4 V				-1.6			-1.6	mA
	current	Carry input						-2			-2	
IOS		t output current, except A = B §	V <sub>CC</sub> = MAX			-6		-40	5		-42	mA
	Complete second		V <sub>CC</sub> = MAX,	See Note 3	Condition A		20	32		20	34	
Icc	Supply curre	ent	VCC - MAX,	See Note 3	Condition B		21	35		21	37	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 3: With outputs open,  ${}^{1}CC$  is measured for the following conditions:

A. S0 through S3, M, and  $\overline{A}$  inputs are at 4.5 V, all other inputs are grounded.

### switching characteristics, VCC = 5 V, $TA = 25^{\circ}\text{C}$ , $(CL = 15 \text{ pF}, RL = 2 \text{ k}\Omega)$ , see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	мах	UNIT
tPLH .					18	27	ns
tPHL	C <sub>n</sub>	C <sub>n+4</sub>	_		13	20	] '''
<sup>t</sup> PLH	A		M = 0 V, S0 = S3 = 4.5 V,		25	38	ns
tPHL	Any A or B	C <sub>n+4</sub>	S1 = S2 = 0  V (SUM mode)		25	38	] ""
†PLH	A		M = 0 V, S0 = S3 = 0 V		27	41	ns
tPHL	Any Ā or B	C <sub>n+4</sub>	S1 = S2 = 4.5 V (DIFF mode)		27	41	] ''*
†PLH		Any F	M = 0 V	1	17	26	ns
tPHL	C <sub>n</sub>	Anyr	(SUM or DIFF mode)		13	20	] ""
tPLH .		G	M = 0 V, S0 = S3 = 4.5 V,	T	19	29	Ī
tPHL	Any à or B	6	S1 = S2 = 0 V (SUM mode)		15	23	ns
tPLH	=	G	M = 0 V, S0 = S3 = 0 V,	Ī	21	32	
tPHL	Any A or B	G	S1 = S2 = 4.5 V (DIFF mode)		21	32	ns
tPLH .		P	M = 0 V, S0 = S3 = 4.5 V,		20	30	ns
tPHL .	Any A or B		S1 = S2 = 0 V, (SUM mode)		20	30	] '''
<b>TPLH</b>		P	M = 0 V, S0 = S3 = 0 V,		20	30	I
tPHL	Any Ā or 🕏		S1 = S2 = 4.5 V (DIFF mode)		22	33	ns
†PLH	<del></del>	<u>-</u>	M = 0 V, S0 = S3 = 4.5 V,	1	21	32	
tPHL.	Ā; or B;	Fi	S1 = S2 = 0 V (SUM mode)		13	20	ns
†PLH	⊼ <sub>i</sub> or B̄ <sub>i</sub>	-	M = 0 V, S0 = S3 = 0 V,		21	32	ns
tPHL .	A <sub>i</sub> or B <sub>i</sub>	F;	S1 = S2 = 4.5 V (DIFF mode)		21	32	] ""
tPLH	7 - 5	F;	M = 4.5 V (logic mode)		22	33	ns
tPHL.	A <sub>i</sub> or B <sub>i</sub>	Fi	M = 4.5 V (logic mode)		26	38	] ' <b>'</b> '
<sup>t</sup> PLH		1	M = 0 V, S0 = S3 = 0 V,	ĺ	33	50	T.,
tPHL	Any Ā or B	A = B	S1 = S2 = 4.5 V (DIFF mode)		41	62	ns


<sup>¶</sup>tpLH = propagation delay time, low-to-high-level output


tpHL ≅ propagation dalay time, high-to-low-level output

NOTE 4: See General Information Section for load circuits and voltage waveforms.

#### schematics of inputs and outputs







# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)														7 V
Input voltage													. 5.	5 V
Interemitter voltage (see Note 2)													. 5.	5 V
Operating free-air temperature: SN5-	45181										-55	°C t	o 12!	5°C
SN7	45181											0°C	to 7	0°C
Storage temperature range											-65	°C t	o 150	n°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

 This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies to each A input in conjunction with inputs S2 or S3, and to each B input in conjunction with inputs S0 or S3.

#### recommended operating conditions

		SN54S181				SN74S181			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V		
High-level output current, IOH (All outputs except A = B)			-1	<b></b>		-1	mA		
Low-level output current, IOL			20			20	mA		
Operating free-air temperature, TA	-55		125	0		70	°c		

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARA	METER		ST CONDITION:	et	\$	N54S18	11	S			
	1000	WE TEN	<u> </u>	ST CONDITION.	3.	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level in	nput voltage	}			2			2			v
VIL	Low-level in	put voltage						8.0			0.8	v
Vικ	Input clamp	voltage	V <sub>CC</sub> = MIN,	i <sub>I</sub> = -18 mA				-1.2			-1.2	V
νон	High-level o	utput voltage,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,								
VOH	any output	except A = B	V <sub>IL</sub> = 0.8 V,	10H = -1 mA		2.5	3.4		2.7	3.4		٧
lau	High-level o	utput current,	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,								
Іон	A = B outpu	it only	V <sub>IL</sub> = 0.8 V,	V <sub>OH</sub> = 5.5 V				250			250	μΑ
V	I am I am I a	utput voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,					<u> </u>			
\ vor	Low-level o	u tpu i vortage	V <sub>IL</sub> = 0.8 V,	IOL = 20 mA				0.5	ļ		0.5	V
ij	Input curre	nt at	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	maximum i	Mode input										<b></b>
	High-level	Any A or B input	-					50			50	
ΊΗ	input	Any S input	V <sub>CC</sub> = MAX,	$V_1 = 2.5 \text{ V}$				150			150	μA
	current	<u> </u>						200			200	į .
		Carry input						250			250	
	Low-level	Mode input						-2			-2	
1 <sub>1</sub> L	input	Any A or Binput	V <sub>CC</sub> = MAX,	V1 = 0.5 V				-6			6	mA
l '-	current	Any S input						-8			-8	
		Carry input						-10			-10	
los		toutputcurrent, except A = B§	V <sub>CC</sub> = MAX			-40		-100	-40		-100	mA
			V <sub>CC</sub> = MAX,	T <sub>A</sub> = 125°C,	W package							
1cc	Supply curr	ent	See Note 3		only			195				mA
			V <sub>CC</sub> = MAX,	See Note 3	All packages	T	120	220		120	220	

 $^{\dagger}_{\pm}$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $^{\ddagger}$ AII typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

Not more than one output should be shorted at a time.

NOTE 3: ICC is measured for the following conditions (the typical and maximum values apply to both):

A. S0 through S3, M, and A inputs are at 4.5 V, all other inputs are grounded, and all outputs are open.

B. S0 through S3 and M are at 4.5 V, all other inputs grounded, and all outputs are open.



3

TTL DEVICES


# switching characteristics, VCC = 5 V, TA = 25°C (CL = 15 pF, RL = 280 $\Omega$ , see note 4)


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	C <sub>n</sub>	C <sub>n+4</sub>			7	10.5	ns
<sup>†</sup> PHL	On On	On+4			7	10.5	""
<sup>t</sup> PLH	Any à or B	C <sub>n+4</sub>	M = 0 V, S0 = S3 = 4.5 V,		12.5	18.5	ns
<sup>t</sup> PHL	Ally A OF B	On+4	S1 = S2 = 0 V (SUM mode)		12.5	18.5	] '''
t <sub>PLH</sub>	Any Ā or B	C <sub>n+4</sub>	M = 0 V, S0 = S3 = 0 V,		15.5	23	ns
tPHL .	Ally A OI B	On+4	S1 = S2 = 4.5 V (DIFF mode)		15.5	23	
tPLH	C <sub>n</sub>	Any F	M = 0 V		7	12	ns
tPHL.	l Cn	Anyr	(SUM or DIFF mode)		7	12	] '''
tPLH .	Any Ā or B	G	M = 0 V, S0 = S3 = 4.5 V,		8	12	ns
tPHL	Any A or b		S1 = S2 = 0 V (SUM mode)		7.5	12	1 '''
tPLH	Any Ā or B	ē	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any A or B	9	S1 = S2 = 4.5 V (DIFF mode)		10.5	15	] ""
tPLH	Any Ā or B	P	M = 0 V, S0 = S3 = 4.5 V,		7.5	12	ns
tPHL	Any A or B		S1 = S2 = 0 V (SUM mode)		7.5	12	'''
tPLH .	Any Ā or B	75	M = 0 V, S0 = S3 = 0 V,		10.5	15	ns
tPHL	Any A or B		S1 = S2 = 4.5 V (DIFF mode)		10.5	15	1 115
<sup>t</sup> PLH	7 5	Fi	M = 0 V, S0 = S3 = 4.5 V,		11	16.5	ns
†PHL	$\widetilde{A}_i$ or $\overline{B}_i$	[ Fi	S1 = S2 = 0 V (SUM mode)		11	16.5	1115
<sup>t</sup> PLH		_	M = 0 V, S0 = S3 = 0 V,	···	14	20	
tPHL	$\overline{A}_{i}$ or $\overline{B}_{i}$	F <sub>i</sub>	S1 = S2 = 4.5 V (DIFF mode)		14	22	ns
tPLH	T =	-	M = 4.5 V (logic mode)		14	20	
tPHL.	Ā <sub>i</sub> or B̄ <sub>i</sub>	F <sub>i</sub>	ivi - 4.5 v (logic mode)		14	22	ns
tPLH .	A	A - B	M = 0 V, S0 = S3 = 0 V,		15	23	
tPHL .	Any Ā ar B	A = B	S1 = S2 = 4.5 V (DIFF mode)		20	30	ns


 $<sup>\</sup>begin{tabular}{ll} \Ptp_{LH} \equiv propagation \ delay \ time, \ low-to-high-level \ output \\ tp_{HL} \equiv propagation \ delay \ time, \ high-to-low-level \ output \\ \end{tabular}$ 

NOTE 4: See General Information Section for load circuits and voltage waveforms.

#### schematics of inputs and outputs







#### PARAMETER MEASUREMENT INFORMATION

SUM MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 4.5 V, S1 = S2 = M = 0 V

PARAMETER	INPUT	INPUT SAME BIT			TA INPUTS	OUTPUT	ОПТРОТ	
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)	
<sup>t</sup> PLH <sup>t</sup> PHL	Ãi	Б <sub>і</sub>	None	Remaining A and B	Ca	F,	In-Phase	
<sup>t</sup> PLH <sup>t</sup> PHL	B,	Ä,	None	Remaining A and B	Cn	F,	In-Phase	
TPLH TPHL	Ä,	Вį	None	None	Remaining A and B, C <sub>n</sub>	P	In-Phase	
<sup>t</sup> PLH <sup>t</sup> PHL	Ē,	Ā,	None	None	Remaining Ā and B, C <sub>n</sub>	P	In Phase	
<sup>t</sup> PLH <sup>t</sup> PHL	Ā,	None	Ē,	Remaining B	Remaining Ā, C <sub>n</sub>	Ğ	In-Phase	
<sup>1</sup> PLH <sup>1</sup> PHL	B,	None	⊼,	Remaining B	Remaining Ā, C <sub>n</sub>	Ğ	In-Phase	
<sup>t</sup> PLH <sup>t</sup> PHL	c <sub>n</sub>	None	None	AII Ā	All B	Any F ∪r C <sub>⊓+4</sub>	In-Phase	
tPLH tPHL	Āį	None	B,	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase	
tPLH tPHL	B,	None	Āi	Remaining B	Remaining Ã, C <sub>n</sub>	C <sub>n+4</sub>	Out-of-Phase	

#### DIFF MODE TEST TABLE

FUNCTION INPUTS: \$1 = \$2 = 4.5 V, \$0 = \$3 = M = 0 V

0.00.000.000	INPUT		I INPUT	OTHER DA	TA INPUTS	оитрит	OUTPUT
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
TPLHI TPHL	Ä,	None	В,	Remaining A	Remaining B C <sub>n</sub>	F,	In-Phase
tPLH tPHL	ē,	À,	None	Remaining A	Remaining B, C <sub>n</sub>	F,	Out of Phase
<sup>†</sup> PLH <sup>†</sup> PHL	Ã,	None	B,	None	Remaining Ā and B, C <sub>n</sub>	P	In-Phase
(PLH (PHL	B,	Ā	None	None	Remaining A and B, C <sub>n</sub>	P	Out-of-Phase
tPLH tPHL	Ã,	≅,	None	None	Remaining A and B, C <sub>n</sub>	G	In-Phase
PLH PHL	6,	None	Ã,	None	Remaining $\widehat{A}$ and $\widehat{B}$ , $C_n$	Ğ	Out-of-Phase
<sup>1</sup> PLH <sup>1</sup> PHL	Ä,	None	B,	Remaining Ā	Remaining B, C <sub>n</sub>	A - B	In-Phase
1PLH 1PHL	В,	Ã,	None	Remaining A	Remaining B, C <sub>n</sub>	A = B	Out-of Phase
tPLH tPHŁ	Cn	None	None	All A and B	None	C <sub>n+4</sub> or any F	In-Phase
IPLH IPHL	Ā,	Ē,	None	None	Remaining $\widetilde{A}$ , $\widetilde{B}$ , $C_n$	C <sub>n+4</sub>	Out-of-Phase
TPLH TPHL	Ē,	None	Ā,	None	Remaining A, B, C <sub>n</sub>	C,1+4	In -Phase

#### LOGIC MODE TEST TABLE FUNCTION INPUTS: S1 = S2 = M = 4.5 V, S0 = S3 = 0 V

PARAMETER	INPUT	1	R INPUT E BIT	OTHER D	ATA INPUTS	OUTPUT	OUTPUT WAVEFORM
PARAMETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	(See Note 4)
<sup>T</sup> PLH TPHL	Ā	₿,	None	None	Remaining A and B, C <sub>n</sub>	F,	Out of Phase
tPLH tPHL	B,	Ã,	None	None	Remaining $\vec{A}$ and $\vec{B}$ , $C_n$	F,	Out-of Phase

NOTE 4: See General Information Section for load circuits and voltage waveforms.

