
CUDA memory hierarchy

Grid



- 1. Max 1024 threads per 1 block
- 2. I block per sm
- 3. (32 thread 5 = 1 warp) per 5m

TILED MATRIX DOT PRODUCT Basic

/	lhs							h	hs								
firead	+hread	firend	+Aread	tiread	Hread	1		thread	Hiread								
(0,0) Hread	(o, 1)	(0,0)	(o, 1)	(0,0)	Co,1)			(0,0)	(o, 1) thread			\vdash					
(1,0)	61,1)	(1,0)	L1, 1)	C 1,0)	661)			(1,0) Heread	(1, 1)								
								(0,0)	(o, 1)								
-								(1,0)	(1,1)								
								(0,0)	(o, 1)								
				_				C 1,0)	61,1)								
(0,0	Į.	block Io	Lx C0,1)													
Wockl	Dim.x																
Hiread	Head									\							
(0,0) Hiread	(o, 1)									\setminus							
(1,0)	C1, 1)									$ \cdot $							
										\	\ .						
\vdash											col	7					
\vdash																	
-																	
										<u>/</u>							
				V	ows												
DSF	ud	6	cod	p													
int	· ×	=	h/o	ck Si	√×.	×	X .	bla	ckl)(m	× .	f	the	ed	17	lx.	x;
ÇW.	۲ ~	3	L /_	,L1	.] ـ		~	L/	L	D.	,	٠. مد	41	~	15	l.	٠ <u>,</u>
1			שוש		yay	7	^	DI	OCK	P(I	7 ->	7	l D	ישו	پىرى	3 ,^.	/ r
£	ADIE C ::		UM		3	- 1		/		.r »'							
501		n+ i															
7		s u	m)	í	lhs	[4,	· lh	5 _L	ols .	f į.) × .	rhs	Li	χſ	h5_	col	, + v
{		ル (ナ															

Result matrix dimension 256 x 1 TILED MATRIX DOT PRODUCT

TILED WIDTH = 32

