
## CUDA memory hierarchy

Grid



## TILED MATRIX DOT PRODUCT

	/	hs							N	25									
	tiread (0,0)	thread ( o, 1)	thread (0,0)	faread ( 0,1)	firead (0,0)	Hiread ( 0,1)			tirend (0,0)	thread ( o, 1)									
	Heread (1,0)	thread (1,1)	Hread (1,0)	thread (1,1)	Hread (1,0)	thread (1,1)			Heread (1,0)	thrend (1) 1)									
	-								Hiread (e, e)	faread ( a, 1)									
									Hread	thrend									
									(1,0) Himad	(1, 1) Hread									
									(e, e)	Co, 1)									
									C 1,0)	L1, 1)									
blockidx(	0,0	1	block.Ic	Lx C0,1	)														
	block 1	)im,x																	
	Hiread							I			\								
olockDim.y	(0,0)	( o, i)									\								
	(1,0)	CI I)	_																
												col	5						
			_			21.00													
						ows,													
	PSE	eud	6	cod	2									thre thi					
	int	*	=	bloa	:KJa	lx.	x i	X	bla	κD	(m	×	4	thre	20CC	/[d	×.,	×;	
	(M.	t y	2	6/6	Æ	<u>ال</u>	·	x	<b>L</b> /2	oc.k	Dà	n. \	٠÷	161	ሦ <i>ለ</i> ረ	15	lx.	y :	
	do	مادر		// IM	~	.0	7		<b>-</b> 11		<i>,</i> , ,	/	•				•	′ '	
	for	( )	4	- 0	•	7	c 11	۱,	col	. : 4	45.								
	ζ										-								
			s u	m	í,	lhsl	Cy,	· lh	s_L	o/s ·	fiJ	X	rhs	Li.	x r	4_	cols	; <del>4</del> ×	J)
	{																		
	16	250	ス(ナ	L,	y x	<b>N</b> 0	W	+	X)	- (	Su	mi							