
CUDA memory hierarchy

Grid



- 1. Max 1024 threads per 1 block 2. 1 block per SM
- 3. (32 thready = 1 warp) per GM
- -global void ternel Func (float x dst, const float x src) {

 float p = src[threadIdx.x); // register per thread

 float heap[(0]; // (ocal per thread
 - __shared__ float partial_sum[1024]; //shared Memory per Block

TILED MATRIX MULTIPLICATION Basic

thend thread (c. v) (c. v) thend thread (c. v) (c. v) thread thread (c. v) (c. v)

rows

blockIdx(0,0) blockIdx(0,0) // Matrix blockDimx blockDimx result matrix thend t

pseudo code

```
int x = blockIdx.x x blockDim x f threadIdx.x;

int y = blockIdx.y x blockDim.y f threadIdx.y;

double sum = 0.0;

for Cint i=0; /hs_cols; +fi)


{
    sum f /hs[y × /hs_cols + i] x rhs [i x rhs_cols + x];

}

result[y x rows +x] = sum;
```

Result matrix dimension 256 x 1 TILED MATRIX MULTIPLICATION

TILE WIDTH = 32



TILED MATRIX MULTIPLICATION using shared memory (TILE WIDTH = 2)

	rhs_mat (32×32)
1/hs_mat (16×32)	
	TILE WIDTH