

$$D_{S25} = Q_{LR} \cdot \text{timer}$$

$$D_{L6} = Q_{L6} \cdot \text{timer}' + Q_{S25}$$

$$D_{S5} = Q_{L6} \cdot \text{timer}$$

$$D_{LY} = Q_{LY} \cdot \text{timer}' + Q_{S5}$$

$$D_{S30} = Q_{LY} \cdot \text{timer}$$

$$Z_{RED} = Q_{LR} + Q_{S25}$$

$$Z_{Yellow} = Q_{LY} + Q_{S30}$$

$$Z_{Green} = Q_{L6} + Q_{S5}$$

$$Z_{CZ} = Q_{S30}$$

$$Z_{C1} = Q_{S5}$$

$$Z_{C0} = Q_{25}$$

Verilog

module trafficLight Controller (clk, reset, cw, sw)

;

// Next state logic - MIE

always @(state)

begin

case (state)

LGT-RED:

begin

if (timer = 1'b1) nextState = SET-25;

else

nextState = LGT-RED;

end

SET-25:

nextState = LGT-GREEN;

;

end


endmodule

Timing in a FSM

Apply inputs observe outputs

On circuit
On state diagram

Start @ positive edge of clk

Minimum
Period

$$T_p(\text{FF}) + T(\text{combo}) + T_{su}(\text{FF})$$