

Digital Design

A Datapath and Control Approach

The answers

Chris Coulston

Chapter 1

1. (1 pt. each) Syllabus:

- (a) What is the late penalty for homework?

There is a 33% deduction per day.

- (b) If you miss the class in which homework is returned, where can you find it?

In the Penn State locker in my office.

- (c) True or False, You can use calculators at my exams.

You cannot use calculators at my exams.

- (d) True or False, You can bring calculators to my exams.

Don't even bother.

- (e) True of False, You must bring ID to the exam.

I check ID at the exams. After I learn your names its not such a big deal, but bring it to be safe.

- (f) What is my thesis regarding grades?

- (g) Bob L. Student has the following grades please determine his final overall course percentage and grade.

Component	Percentage
Homework	60%
Exam 1	90%
Exam 2	80%
Final	70%

<i>Component</i>	<i>Percentage</i>	<i>Weight</i>
<i>Homework</i>	60%	$60 * 0.35 = 21$
<i>Exam 1</i>	90%	$90 * 0.20 = 18$
<i>Exam 2</i>	80%	$80 * 0.20 = 16$
<i>Final</i>	70%	$70 * 0.25 = 17.5$
<i>Total</i>	72.5%	<i>C</i>

(h) How should you prepare for 43rd lecture?

Look over homework problem 8.10, page 165

2. **(1 pt. each)** Convert the following numbers to decimal. Show work, or receive 1/2 credit.

(a) 100_2

$$100_2 = 2^2 = 4_{10}$$

(b) 1000_2

$$1000_2 = 2^3 = 8_{10}$$

(c) 10000_2

$$10000_2 = 2^4 = 16_{10}$$

(d) 100000_2

$$100000_2 = 2^5 = 32_{10}$$

(e) 111111_2

$$111111_2 = 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0 = 63_{10}$$

(f) 1000100101000101_2

$$1000100101000101_2 = 2^{15} + 2^{11} + 2^8 + 2^6 + 2^5 + 2^0 = 35141_{10}$$

(g) $3EA_{16}$

$$3EA_{16} = 001111101010 = 2^9 + 2^8 + 2^7 + 2^6 + 2^5 + 2^3 + 2^1 = 1002_{10}$$

3. **(1 pt. each)** Convert the following number to binary. Show work, or receive 1/2 credit.

(a) 44_{16}

$$44_{16} = 01000100_2$$

(b) 44_{10}

$$44_{10} = 32 + 8 = 2^5 + 2^3 = 101100_2$$

(c) 1023_{10}

$$1023_{10} = 512 + 256 + 128 + 64 + 32 + 16 + 8 + 4 + 2 + 1 = 2^9 + 2^8 + 2^7 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0 = 111111111_2$$

4. **(1 pt. each)** Convert the following number to hex. Show work, or receive 1/2 credit.

(a) 101011101_2

$$101011101_2 = 15D_{16}$$

(b) 77_{10}

$$77_{10} = 64 + 8 + 4 + 1 = 2^6 + 2^3 + 2^2 + 2^0 = 1001101_2 = 4D_{16}$$

5. **(2 pts. each)** Toughies:

(a) Convert 123_5 to base 12

$$123_5 = 1 \cdot 5^2 + 2 \cdot 5^1 + 3 \cdot 5^0 = 25 + 10 + 3 = 38_{10} = 3 \cdot 12^1 + 2 \cdot 12^0 = 32_{12}$$

(b) Convert 789_{12} to base 5

$$789_{12} = 7 \cdot 12^2 + 8 \cdot 12^1 + 9 \cdot 12^0 = 1008 + 96 + 9 = 1113_{10} = 1 \cdot 5^4 + 3 \cdot 5^3 + 4 \cdot 5^2 + 2 \cdot 5^1 + 3 \cdot 5^0 = 13423_5$$

- (c) (1 pt.) What is the largest base 10 quantity that can be represented using 5 digits in base 12?

$$BBBBB_{12} = 11 \cdot 12^4 + 11 \cdot 12^3 + 11 \cdot 12^2 + 11 \cdot 12^1 + 11 \cdot 12^0 = 248831_{10}$$

6. **(1 pt. each)** Perform the following additions, assume a word size of 4 bits. Determine if overflow occurs.

(a) $0110_2 + 0101_2$

$$0110 + 0101 = 1011$$

(b) $0010_2 + 0110_2$

$$0010 + 0110 = 1000$$

(c) $0111_2 + 0011_2$

$$0111 + 0011 = 1010$$

(d) $0010_2 + 0101_2$

$$0010 + 0101 = 0111$$

(e) $0010_2 + 1010_2$

$$0010 + 1010 = 1100$$

(f) $0101_2 + 1011_2$

$$0101 + 1011 = 10000 \text{ overflow}$$

(g) $0011_2 + 1001_2$

$$0011 + 1001 = 1100$$

Chapter 2

1. (2 pts. each) Given: $F(A, B, C, D) = (AB' + (C + (AD)')(BD))'$

- (a) Determine the truth table for $F(A, B, C, D)$

$$\text{Let } T3 = C + (AD)'$$


$$T4 = BD$$

$$T1 = AB' \quad T5 = T3 * T4$$

A	B	C	D	AB'	$(AD)'$	$C + (AD)'$	BD	$T3 * T4$	$T1 + T5$	F
0	0	0	0	0	1	1	0	0	0	1
0	0	0	1	0	1	1	0	0	0	1
0	0	1	0	0	1	1	0	0	0	1
0	0	1	1	0	1	1	0	0	0	1
0	1	0	0	0	1	1	0	0	0	1
0	1	0	1	0	1	1	1	1	1	0
0	1	1	0	0	1	1	0	0	0	1
0	1	1	1	0	1	1	1	1	1	0
1	0	0	0	1	1	1	0	0	1	0
1	0	0	1	1	0	0	0	0	1	0
1	0	1	0	1	1	1	0	0	1	0
1	0	1	1	1	0	1	0	0	1	0
1	1	0	0	0	1	1	0	0	0	1
1	1	0	1	0	0	0	1	0	0	1
1	1	1	0	0	1	1	0	0	0	1
1	1	1	1	0	0	0	1	1	1	0

- (b) Draw a schematic of the logic circuit which realizes F as shown,
i.e. do not use boolean algebra on F .

2. (2 pts. each) For the circuit in Figure 2.1:



- (a) Write a boolean expression for the function.

$$F(A,B,C,D) = (AB+C)D' + ABD'$$

- (b) Draw the truth table for the function.

A	B	C	D	$AB+C$	$(AB+C)D'$	ABD'	F
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	1
0	0	1	1	1	1	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	1	0	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	1	0	0
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	1	0	1	1
1	1	1	1	1	0	0	0




Figure 2.1: The circuit for problems 2 and 3.

3. **(2 pts.)** For the circuit in Figure 2.1 show what happens when the input $(A,B,C,D)=0010$ is switched to $(A,B,C,D)=1101$. You may assume that the first input (0010) has been held steady for a long time.

Use a timing diagram and assume that the propagation delay of each gate is 2nS.

Skipped, a glitch is created for sure.

4. **(2 pts. each)** For the functions F,G,H,I defined by the truth table shown below

- (a) Determine the canonical SOP and POS realization for F, G, H, I .

$$F(A,B,C) = (A+B+C)(A+B'+C')(A'+B+C')(A'+B'+C) = A'B'C + A'BC' + AB'C' + ABC$$

$$G(A,B,C) = (A'+B+C)(A'+B'+C') = A'B'C' + A'B'C + A'BC' + A'BC + AB'C + ABC'$$

$$H(A,B,C) = (A+B'+C)(A+B'+C')(A'+B+C)(A'+B+C')(A'+B'+C) = A'B'C' + A'B'C + ABC'$$

$$I(A,B,C) = (A+B+C)(A+B'+C)(A'+B+C)(A'+B'+C) = A'B'C + A'BC + AB'C + ABC$$

- (b) Draw the circuit diagram for the canonical SOP and POS realization.

Treat each output independently of the other. For example when working with function I, cover up the columns F,G and H.

A	B	C	F	G	H	I
0	0	0	0	1	1	0
0	0	1	1	1	1	1
0	1	0	1	1	0	0
0	1	1	0	1	0	1
1	0	0	1	0	0	0
1	0	1	0	1	0	1
1	1	0	0	1	1	0
1	1	1	1	0	0	1

5. **(2 pts. each)** Prove the validity of the following statements using the axioms of Boolean algebra. For each step of your proof, identify which law you are using.

- (a) $X'Y' + XY + X'Y = X' + Y$
 $X'Y' + XY + X'Y = 3D$
 $X'Y' + X'Y + XY + X'Y = 8$
 $X'(Y' + Y) + Y(X + X')Y = 5$
 $X' + Y \quad QED$
- (b) $(X + Y')X'Y' = X'Y'$
 $(X + Y')X'Y' = 8$
 $XX'Y' + X'Y'Y' = 5D$
 $0 + X'Y' = 1$
 $X'Y' \quad QED$
- (c) $(X + Y)(X' + Z) = XZ + X'Y$
 $(X + Y)(X' + Z) = 8$
 $(X + Y)X' + (X + Y)Z = 8$
 $XX' + YX' + XZ + YZ = 1D, 5$
 $YX' + XZ + YZ(X + X') = 8$
 $YX' + XZ + XYZ + X'YZ = 6$
 $X'Y + X'YZ + XZ + XYZ = 1D, 8$
 $X'Y(1 + Z) + XZ(1 + Y) = 2, 1D$
 $X'Y + XZ \quad QED$
- (d) $X'Y' + (X + Y)Z = X'Y' + Z$
 $X'Y' + (X + Y)Z = 8$
 $X'Y' + XZ + YZ = 1D, 5$
 $X'Y'(Z + Z') + XZ + YZ(X + X') = 8$
 $X'Y'Z' + X'Y'Z + XZ + XYZ + X'YZ = 3$
 $X'Y'Z' + X'Y'Z + X'Y'Z + XZ + XYZ + X'YZ = 8$
 $X'Y'(Z + Z') + XZ(1 + Y) + X'Z(Y' + Y) = 5, 1D$
 $X'Y' + XZ + X'Z = 8$
 $X'Y' + Z(X + X') = 5, 1D$
 $X'Y' + Z \quad QED$
- (e) $A'C + BC + AB = A'C + AB$
 $A'C + BC + AB = 1D, 5$
 $A'C + (A + A')BC + AB(C + C') = 8$
 $A'C + ABC + A'BC + ABC + ABC' = 3$
 $A'C + A'BC + ABC + ABC' = 8$
 $A'C(1 + B) + AB(C + C') = 5, 1D$
 $A'C + AB \quad QED$
- (f) $A(B + C) = AB + AB'C$

$$\begin{array}{ll}
AB+AB'C= & 1D, 5 \\
AB(C+C') + AB'C= & 8 \\
ABC+ABC'+AB'C= & 3 \\
ABC + ABC + ABC' + AB'C= & 6 \\
ABC + ABC' + ABC + AB'C= & 8 \\
AB(C+C'+C) + AB'C = & 8 \\
AB + AB'C= & QED
\end{array}$$

(g) $(A + B + C)(A + B + C')(A' + B + C')(A' + B' + C') = (A + B)(A' + C')$

$$\begin{array}{ll}
(A+B+C)(A+B+C')(A'B+C')(A'+B'+C')= & 4 \\
((A+B+C)(A+B+C')(A'B+C')(A'+B'+C'))'= & 9D \\
(A'B'C + A'B'C' + AB'C + ABC)'= & 8 \\
(A'B'(C+C') + AC(B'+B))'= & 5, 1D \\
(A'B' + AC)'= & 9 \\
(A+B)(A'+C')= & QED
\end{array}$$

6. **(4 pts.)** Design a circuit called MUX2. MUX2 has 3 bits of input S, y_0, y_1 and 1 bit of output F . If $S = 0$ then $F = y_0$ else if $S = 1$ then $F = y_1$.

- (a) Write down the truth table for the MUX2 function.

S	y_0	y_1	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

- (b) Determine the canonical SOP realization for MUX2, do not simplify.

$$F = S'y_0y_1' + S'y_0y_1 + Sy_0'y_1 + Sy_0y_1$$

7. **(6 pts.)** Design a circuit called MUX4. MUX4 has 6 bits of input $S_1S_0, y_0, y_1, y_2, y_3$ and 1 bit of output F .

If $S_1S_0 = 00$ then $F = y_0$

else if $S_1S_0 = 01$ then $F = y_1$

else if $S_1S_0 = 10$ then $F = y_2$

else if $S_1S_0 = 11$ then $F = y_3$

Without writing down the truth table see if you can determine a SOP expression to realize F by listing all possible inputs which will cause F to equal 1. You should then try to simplify your expression using boolean algebra.

The output F only equals one in the following cases.

$$S1=0 \ S0=0 \text{ and } y0=1$$

$$S1=0 \ S0=1 \text{ and } y1=1$$

$$S1=1 \ S0=0 \text{ and } y2=1$$

$$S1=1 \ S0=1 \text{ and } y3=1$$

With this information we can form 4 product terms, one for each input, that equal 1 only for that input. Oring together these product terms will give us the solution to the problem.

$$F = S'_1S'_0y_0 + S'_1S_0y_1 + S_1S'_0y_2 + S_1S_0y_3$$

8. **(4 pts.)** Design a logic circuit called *MAJ* which has three inputs A, B, C and one output Z . The output equals 1 when a majority of the inputs are equal to 1, otherwise the output is 0.

- (a) Write down the truth table for the MAJ function.

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

- (b) Determine the canonical SOP realization for MAJ, do not simplify.

$$F = A'BC + AB'C + ABC' + ABC$$

9. **(4 pts.)** Let X and Y each be 2-bit signals whose elements are x_1x_0 and y_1y_0 respectively. Determine the $\sum m$ and $\prod M$ expression for a circuit whose one bit output z is defined by the following statement.

if ($X == Y$) then $z = 1$ else $z = 0$

The truth table for the solution is shown below.

a_1	a_0	b_1	b_0	A	B	z
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	2	0
0	0	1	1	0	3	0
0	1	0	0	1	0	0
0	1	0	1	1	1	1
0	1	1	0	1	2	0
0	1	1	1	1	3	0
1	0	0	0	2	0	0
1	0	0	1	2	1	0
1	0	1	0	2	2	1
1	0	1	1	2	3	0
1	1	0	0	3	0	1
1	1	0	1	3	1	0
1	1	1	0	3	2	0
1	1	1	1	3	3	1

The solution is shown below.

$$z = \sum m(0, 5, 10, 15) = \prod M(1, 2, 3, 4, 6, 7, 8, 9, 11, 12, 13, 14)$$

10. **(4 pts.)** Let X and Y each be 2-bit signals whose elements are x_1x_0 and y_1y_0 respectively. Determine the $\sum m$ and $\prod M$ expressions for a circuit whose one bit output z is defined by the following statement.

if $(X + Y > 3)$ then $z = 0$ else $z = 1$

The truth table for the problem is shown below

a_1	a_0	b_1	b_0	A	B	z
0	0	0	0	0	0	1
0	0	0	1	0	1	1
0	0	1	0	0	2	1
0	0	1	1	0	3	1
0	1	0	0	1	0	1
0	1	0	1	1	1	1
0	1	1	0	1	2	1
0	1	1	1	1	3	0
1	0	0	0	2	0	1
1	0	0	1	2	1	1
1	0	1	0	2	2	0
1	0	1	1	2	3	0
1	1	0	0	3	0	1
1	1	0	1	3	1	0
1	1	1	0	3	2	0
1	1	1	1	3	3	0

Leading to this answer $z = \sum m(0, 1, 2, 3, 4, 5, 6, 8, 12) = \prod M(7, 9, 10, 11, 13, 14, 15)$

11. **(3 pts.)** Determine the canonical SOP and POS expression for $F(A, B, C) = \prod M(0, 1, 4, 5)$. Hint, write out the truth table for F .

$$F(A, B, C) = A'B'C' + A'BC + ABC' + ABC$$

$$F(A, B, C) = (A+B+C)(A+B+C')(A'+B+C)(A'+B+C')$$

12. **(3 pts.)** Determine the canonical SOP and POS expression for $F(A, B, C, D) = \sum m(0, 4, 12, 15)$ Hint, write out the truth table for F .

$$F(A, B, C, D) = A'B'C'D' + A'BC'D' + ABC'D' + ABCD$$

$$F(A, B, C, D) = (A+B+C+D')(A+B+C'+D)(A+B+C'+D')(A+B'+C+D')(A+B'+C'+D)(A+B'+C'+D')(A'+B+C+D)(A'+B+C+D')(A'+B+C'+D)(A'+B'+C+D)(A'+B'+C'+D)$$

13. **(4 pts.)** For the function $F(A, B, C) = BC + AB'C'$, draw a timing diagram for an input sequence that follows the same order as the rows of the truth table. Assume that the propagation delay of NOT, AND and OR gate are all 10nS.

skipped for now

14. **(4 pts.)** Please complete the timing diagram for the functions $F(A, B, C) = AB' + BC + ABC'$ and $G(A, B, C) = (A + B')C + (BC')'$

15. **(16 pts.)** You are to design a circuit which control the water pump of a washing machine. The pump will not pump water if

The lid is closed and the cycle is not fill

The cycle is fill and the detergent level is empty

The detergent if not empty and the lid is open

The variable for this problem are

L = lid is closed


C = cycle is fill



D = detergent is empty

P = pump will pump water

Create a truth table which describes when the pump will not pump water. Call this output P'. Determine the canonical SOP expression for P'. Use this canonical SOP expression to generate a circuit diagram for P. This can be done by inserting an inverter onto the output of the circuit.

Take the P' column from truth table and invert all the entries to generate a new output column of the kmap called P (becuase the negation of P' is P). Determine the canonical SOP realization for P using this new column.





Chapter 3

1. **(6 pts.)** Design a circuit called DECODE. DECODE has 2 bits of input S, D and 2 bit of output y_1y_0 . If $S = 0$ then $y_0 = D$ and $y_1 = 0$ else if $S = 1$ then $y_0 = 0$ and $y_1 = D$.

- (a) Write down the truth table for the DECODE function.

S	D	y_1	y_0
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

- (b) Determine the SOP_{min} realization for DECODE.

$$y_0 = S'D$$

$$y_1 = SD$$

2. **(6 pts.)** Design a circuit called FULLADD. FULLADD has 3 bits of input a, b, c and 2 bits of output s_1s_0 . The output represents the sum of the three bits.

- (a) Write down the truth table for the FULLADD function.


a	b	c	s_1	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

- (b) Determine the SOP_{min} realization for FULLADD.

$$s_1 = ab + ac + bc$$

$$s_0 = a'b'c + a'bc' + ab'c' + abc$$

3. (4 pts.) Determine SOP_{\min} expression for the following circuit and draw the circuit using the fewest number of gates possible.



From the circuit we have: $F(A, B, C, D) = A'B'C'D' + A'C'D + AC'D + A'B'C$

$AB \backslash CD$	00	01	11	10
00	1	1	1	1
01		1		
11		1		
10		1		

From this it follows that $F(A, B, C, D) = A'B' + C'D$

4. (8 pts.) Design a digital system with 4 inputs $I_3I_2I_1I_0$ and 2 outputs O_1O_0 . At least one of the inputs is always equal to 1. The output encodes the index of the most significant 1 in the input. For example if $I_3I_2I_1I_0 = 0101$ then the index of the most significant 1 is 2, hence $O_1O_0 = 10$. Turn in:

- The truth table.

I_3	I_2	I_1	I_0	O_1	O_0
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	1	0
0	1	1	1	1	0
1	0	0	0	1	1
1	0	0	1	1	1
1	0	1	0	1	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	1	1
1	1	1	1	1	1

- SOP_{min} expression for O_1 and O_0 .

$I_3I_2 \backslash I_1I_0$	00	01	11	10
00	x			
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$O_1 = I_3 + I_2$

$I_3I_2 \backslash I_1I_0$	00	01	11	10
00	x		1	1
01				
11	1	1	1	1
10	1	1	1	1

$O_0 = I_3 + I_2' I_1$

5. **(8 pts.)** Design a 4 input $a_1a_0b_1b_0$ 4 output $O_3O_2O_1O_0$ digital system. $A = a_1a_0$ and $B = b_1b_0$ represent two bit binary numbers. The output should be the product (multiplication) of the inputs, that is $O = A * B$. You will need to determine the number of bits of output. Turn in:

- Truth tables.

a_1	a_0	b_1	b_0	O_3	O_2	O_1	O_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

- Minimal SOP expression for the outputs.

$a_1a_0 \backslash b_1b_0$	00	01	11	10
00				
01				
11			1	
10				

$$O_3 = a_1a_0b_1b_0$$

$a_1a_0 \backslash b_1b_0$	00	01	11	10
00				
01			1	1
11		1		1
10		1	1	

$$O_1 = a_1b_1'b_0 + a_1a_0'b_0 + a_1'a_0b_1 + a_0b_1b_0'$$

$a_1a_0 \backslash b_1b_0$	00	01	11	10
00				
01				
11				1
10			1	1

$$O_2 = a_1a_0'b_1 + a_1b_1b_0'$$

$a_1a_0 \backslash b_1b_0$	00	01	11	10
00				
01		1	1	
11		1	1	
10				

$$O_0 = a_0b_0$$

6. (8 pts.) You are to design a converter that maps a 4-bit binary code into a 4-bit Gray code. The 4 bit Gray code sequence, in order, is: 0000, 0001, 0011, 0010, 0110, 0111, 0101, 0100, 1100, 1101, 1111, 1110, 1010, 1011, 1001, 1000. Design a truth table which has a binary number as input and its corresponding gray code number as output. For example when the binary input is 0111 the gray code output is 0100. From the truth table determine the SOP_{min} expressions for the

outputs. Turn in:

- A truth table for the converter.

a_3	a_2	a_1	a_0	f_3	f_2	f_1	f_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

- Four k-maps for the converter.

$a_3a_2 \backslash a_1a_0$	00	01	11	10
00				
01				
11	1	1	1	1
10	1	1	1	1

$$f_3 = a_3$$

$a_3a_2 \backslash a_1a_0$	00	01	11	10
00			1	1
01	1	1		
11	1	1		
10			1	1

$$f_1 = a_2a'_1 + a'_2a_1$$

$a_3a_2 \backslash a_1a_0$	00	01	11	10
00				
01	1	1	1	1
11				
10	1	1	1	1

$$f_2 = a_3a'_2 + a'_3a_2$$

$a_3a_2 \backslash a_1a_0$	00	01	11	10
00		1		1
01		1		1
11		1		1
10		1		1

$$f_0 = a'_1a_0 + a_1a'_0$$

- SOP_{min} expression for the outputs, no product sharing please.
- Espresso file for the converter
- Espresso output in PLA format
- Compare the number of gates required in your solution versus Espresso's begin.

7. (4 pts. each) Determine SOP_{min} expression for:

(a) $F(A, B, C) = \sum m(0, 1, 3, 4, 5)$

$A \backslash BC$	00	01	11	10
0	1	1	1	
1	1	1		

$F(A, B, C) = B' + A'C$

(b) $F(A, B, C, D) = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$

$AB \backslash CD$	00	01	11	10
00		1		
01		1	1	1
11	1	1	1	
10			1	

$F(A, B, C, D) = ABC' + A'C'D + ACD + A'BC$

(c) $F(A, B, C, D) = \sum m(0, 2, 5, 6, 8, 11, 12, 13, 14, 15)$

$AB \backslash CD$	00	01	11	10
00	1			1
01		1		1
11	1	1	1	1
10	1		1	

$F(A, B, C, D) = AB + BC'D + ACD + B'C'D' + A'CD'$

(d) $F(A, B, C, D, E) = \sum m(0, 8, 9, 10, 13, 15, 22, 26, 29, 30, 31)$

$BC \backslash DE$	00	01	11	10
00	1			
01				
11		1	1	
10	1	1		1

$A=0$

$BC \backslash DE$	00	01	11	10
00				
01				1
11		1	1	1
10				1

$A=1$

$F(A, B, C, D, E) = BCE + A'C'D'E' + BC'DE + ACDE' + A'BD'E$
or

$F(A, B, C, D, E) = BCE + A'C'D'E' + BC'DE + ACDE' + A'BC'D'$

(e) $F(A, B, C, D, E) = \sum m(0, 2, 4, 5, 7, 10, 13, 15, 18, 21, 24, 26, 28, 29)$

$BC \setminus DE$	00	01	11	10	$BC \setminus DE$	00	01	11	10
00	1			1	00				1
01	1	1	1		01		1		
11		1	1		11	1	1		
10				1	10	1			1

$A=0$ $A=1$

$$F(A,B,C,D,E) = A'B'D'E' + CD'E + C'DE' + ABD'E' + A'CE$$

8. (4 pts. each) Determine SOP_{min} expression for:

(a) $F(A, B, C, D) = \sum m(4, 7, 9, 12, 13, 15) + \sum d(0, 1, 2, 3, 10, 14)$

$AB \setminus CD$	00	01	11	10
00	x	x	x	
01	1		1	
11	1	1	1	x
10		1		x

$$F(A,B,C,D) = BC'D' + AC'D + BCD$$

(b) $F(A, B, C, D) = \sum m(0, 1, 5, 7, 10, 14, 15) + \sum d(2, 8)$

$AB \setminus CD$	00	01	11	10
00	1	1		x
01		1	1	
11			1	1
10	x			1

$$F(A,B,C,D) = B'D' + A'C'D + BCD + ABC$$

(c) $F(A, B, C, D) = \sum m(0, 1, 3, 4, 15) + \sum d(10, 12)$

$AB \setminus CD$	00	01	11	10
00	1	1	1	
01	1			
11	x		1	
10				x

$$F(A,B,C,D) = ABCD + A'C'D' + A'B'D$$

(d) $F(A, B, C, D, E) = \sum m(2, 3, 5, 7, 11, 13, 17, 19, 29, 31) + \sum d(1, 4, 9, 16, 25)$

$BC \setminus DE$	00	01	11	10	$BC \setminus DE$	00	01	11	10
00		x	1	1	00	x	1	1	
01	x	1	1		01				
11		1			11		1	1	
10		x	1		10		x		

$A=0$ $A=1$

$$F(A, B, C, D, E) = A'D'E + A'C'E + A'B'C'D + B'C'E + ABCE + A'B'E$$

(e) $F(A, B, C, D, E) = \sum m(2, 3, 6, 10, 12, 13, 14, 18, 25, 26, 28, 29) + \sum d(11, 27)$

$BC \backslash DE$	00	01	11	10
00			1	1
01				1
11	1	1		1
10			x	1

$A=0$

$BC \backslash DE$	00	01	11	10
00				1
01				
11	1	1		
10		1	x	1

$A=1$

$$F(A, B, C, D, E) = A'C'D + C'DE' + A'DE' + BCD' + ABC'E$$

9. (8 pts. each) Determine SOP_{min} and POS_{min} expressions for:

(a) $F(A, B, C, D) = \sum m(0, 1, 2, 5, 8, 10, 13, 15)$

$AB \backslash CD$	00	01	11	10
00	1	1		1
01		1		
11		1	1	
10	1			1

F

$AB \backslash CD$	00	01	11	10
00			1	
01	1		1	1
11	1			1
10		1	1	

F'

$$\text{SOP}_{\min} F(A, B, C, D) = B'D' + A'C'D + ABD$$

$$\text{POS}_{\min} F(A, B, C, D) = (B' + D)(A + C' + D')(A' + B + D')$$

(b) $F(A, B, C, D) = \prod M(0, 4, 6, 10, 11, 12)$

$AB \backslash CD$	00	01	11	10
00		1	1	1
01		1	1	
11		1	1	1
10	1	1		

F

$AB \backslash CD$	00	01	11	10
00	1			
01	1			1
11	1			
10			1	1

F'

$$\text{SOP}_{\min} F(A, B, C, D) = AB'C' + A'B'C + ABC + C'D + A'D \text{ or}$$

$$\text{SOP}_{\min} F(A, B, C, D) = AB'C' + A'B'C + ABC + C'D + BD \text{ or}$$

$$\text{SOP}_{\min} F(A, B, C, D) = AB'C' + A'B'C + ABC + A'D + BD$$

$$\text{POS}_{\min} F(A, B, C, D) = (A + C + D)(B' + C + D)(A + B' + D)(A' + B + C')$$

(c) $F(A, B, C, D) = \sum m(0, 5, 7, 10, 11, 14) + \sum d(3, 12, 15)$

$AB \backslash CD$	00	01	11	10
00	1		x	
01		1	1	
11	x		x	1
10			1	1

F

$AB \backslash CD$	00	01	11	10
00		1	x	1
01	1			1
11	x	1	x	
10	1	1		

F'

$$\text{SOP}_{\min} F(A, B, C, D) = A'B'C'D' + A'BD + AC$$

$$\text{POS}_{\min} F(A, B, C, D) = (A' + C)(A + C' + D)(A + B + D')(B' + C + D)$$

or

$$\text{POS}_{\min} F(A, B, C, D) = (A' + C)(A + C' + D)(B + C + D')(B' + C + D)$$

or

$$\text{POS}_{\min} F(A, B, C, D) = (A' + C)(A + C' + D)(A + B + D')(A + B' + D)$$

or

$$\text{POS}_{\min} F(A, B, C, D) = (A' + C)(A + C' + D)(B + C + D')(A + B' + D)$$

(d) $F(A, B, C, D) = \prod M(2, 6, 7, 9, 15) * \prod d(4, 12, 13)$

$AB \backslash CD$	00	01	11	10
00	1	1	1	
01	x	1		
11	x	x		1
10	1		1	1

F

$AB \backslash CD$	00	01	11	10
00				1
01	x		1	1
11	x	x	1	
10		1		

F'

$$\text{SOP}_{\min} F(A, B, C, D) = A'C' + AD' + A'CD$$

$$\text{POS}_{\min} F(A, B, C, D) = (A + C' + D)(B' + C' + D')(A' + C + D')$$

(e) $F(W, X, Y, Z) = WX'Z' + X'YZ + W'Y'Z + XYZ + WXY'$

$WX \backslash YZ$	00	01	11	10
00		1	1	
01		1	1	
11	1	1	1	
10	1		1	1

F

$WX \backslash YZ$	00	01	11	10
00	1			1
01	1			1
11				1
10		1		

F'

$$\text{SOP}_{\min} F(W, X, Y, Z) = W'Z + XZ + WY'Z' + WX'Y$$

$$\text{POS}_{\min} F(W, X, Y, Z) = (W + Z)(X' + Y' + Z)(W' + X + Y + Z')$$

(f) $F(W, X, Y, Z) = (W + X' + Y')(W' + Z')(W + Y')$

We have that $F'(W, X, Y, Z) = W'XY + WZ + W'Y$

$WX \backslash YZ$	00	01	11	10
00			1	1
01			1	1
11		1	1	
10		1	1	

F'

$WX \backslash YZ$	00	01	11	10
00	1	1		
01	1	1		
11	1			1
10	1			1

F

$$\text{SOP}_{\min} F(W, X, Y, Z) = W'Y' + WZ'$$

$$\text{POS}_{\min} F(W, X, Y, Z) = (W' + Z')(W + Y')$$

Hint, the negation of a don't care is a don't care.

10. **(3 pts.)** You are grading homework for a digital design class and you see the following answer to a question. What is the problem with the answer given?

Question: Generate the POS_{\min} expression for $F(A, B, C) = \sum m(2, 3, 4, 5)$

Answer: $F(A, B, C) = (A + B')(A' + B)$

11. **(6 pts.)** Determine the SOP_{\min} realization of the following function.

A	B	C	D	$F(A, B, C, D)$
x	1	1	x	0
0	x	0	1	0
x	x	0	0	x
x	0	1	x	1
1	x	0	1	1

$AB \backslash BC$	00	01	11	10
00	x	0	1	1
01	x	0	0	0
11	x	1	0	0
10	x	1	1	1

$$F(A, B, C) = AC' + B'C$$

12. **(6 pts.)** What is the worst function SOP_{\min} of 3 variable that you can create? That is, define a function whose minimal SOP form has the largest possible number of product terms. What is the largest number of product terms that a four variable SOP_{\min} expression can have? How about N variables?

The worst function of three variable is shown in the kmap below:

$A \backslash BC$	00	01	11	10
0	1		1	
1		1		1

This function requires 4 product terms. Any additional minterm added to this kmap would create a grouping with neighboring minterms, perhaps not decreasing the the number of product terms, but certainly making the product terms simpler. Its important to note that this configuration looks like a checkerboard. The worst function of four variables looks like:

$AB \backslash BC$	00	01	11	10
00	1		1	
01		1		1
11	1		1	
10		1		1

This function requires 8 product terms, each containing every variable. Boy thats one bad realization. In a general, the worst realization of an N variable function requires 2^{N-1} product terms. This is because the checkerboard configuration can be applied to any kmap, with half of the cells containing 1's. Since a function with N variables has 2^N cells, then $1/2$ of these cells works out to 2^{N-1} .

13. **(16 pts.)** Sometimes a logic circuit needs to output a logic 0 in order to produce some behavior. For example, you can attach an LED to a digital circuit output so that it lights up when the circuit outputs a 0. This is called an active low output, the output device is *active* then the digital output is *low*.

Build a digital circuit that takes as input 2 2-bit numbers, A and B. The circuit has three outputs which drive three LEDS labeled G, L, and E. The G LED should be illuminated when $A > B$. The L LED should be illuminated when $A < B$. The E LED should be illuminated when $A = B$. The LEDs are illuniated when the circuit outputs a 0, otherwise they are turned off.

Determine SOP_{min} expression for the G,L and E outputs. Determine POS_{min} expression for the G,L and E outputs.

Chapter 4

1. **(2 pts. each)** Short Answer:

- (a) How many 3:8 decoders would it take to build a 9:512 decoder?
A total of 73 decoders are required. There are $512/8 = 64$ on the output layer, $64/8 = 8$ in the middle layer and 1 on the input.
- (b) How many AND gates are there in a $2^N:1$ mux?
Each input requires 1 AND gate, hence 2^N AND gates.
- (c) How many AND gates are there in a $2^N : 1$ mux which is constructed out of 2:1 muxes?
A 2^N Mux requires the following number of 2:1 muxes:

$$\begin{aligned} 2^N/2 + 2^N/4 + \dots + 2^N/2^N &= \\ 2^N(1/2 + 1/4 + \dots + 1/2^N) &= \\ 2^N(1 - 1/2^{(N+1)}) &= \\ 2^N - 1 \end{aligned}$$

Since each 2:1 mux contains 2 AND gates, the total number of AND gates is $2(N+1) - 2$.

- (d) How many AND gates are there in a $2^N:1$ mux which is constructed out of $2^L:1$ muxes, assume that 2^N is an integer multiple of 2^L .

A 2^N Mux requires the following number of $2^L : 1$ muxes:

$$\begin{aligned} 2^N/2^L + 2^N/2^{(2L)} + \dots 2^N/2^{(kL)} \\ 2^N(1/2^L + 1/2^{(2L)} + \dots 1/2^{(kL)}) \end{aligned}$$

Where $k = N/L$. Each $2^L : 1$ mux requires 2^L AND gates for its construction, so the number of AND gates is the product of the

number of $2^L : 1$ muxes and the number of AND gates in a single $2^L : 1$ mux, or:

$$2^N * 2^L (1/2^L + 1/2^{(2L)} + \dots 1/2^{(kL)})$$

$$2^N (1 + 1/2 + \dots 1/2^k)$$

$$2^N (2 - 1/2^{(k+1)})$$

$$2^N (2 - 1/2^{(N/L+1)})$$

$$2^{(N+1)} - 2^{(N-N/L-1)}$$

2. **(6 pts.)** Determine the SOP_{min} expression for each of the three outputs of a bit slice of the comparator.

The following five variable kmap describes E_{out}

$L_{in}G_{in} \backslash xy$	00	01	11	10	$L_{in}G_{in} \backslash xy$	00	01	11	10
00	x	x	x	x	00	1	0	1	0
01	0	0	0	0	01	x	x	x	x
11	x	x	x	x	11	x	x	x	x
10	0	0	0	0	10	x	x	x	x
$E_{in} = 0$					$E_{in} = 1$				

$$E_{out} = L'_{in}G'_{in}x'y' + L'_{in}G'_{in}xy$$

The following five variable kmap describes G_{out}

$L_{in}G_{in} \backslash xy$	00	01	11	10	$L_{in}G_{in} \backslash xy$	00	01	11	10
00	x	x	x	x	00	0	0	0	1
01	1	1	1	1	01	x	x	x	x
11	x	x	x	x	11	x	x	x	x
10	0	0	0	0	10	x	x	x	x
$E_{in} = 0$					$E_{in} = 1$				

$$G_{out} = G_{in} + L'_{in}xy'$$

The following five variable kmap describes L_{out}

$L_{in}G_{in} \backslash xy$	00	01	11	10	$L_{in}G_{in} \backslash xy$	00	01	11	10
00	x	x	x	x	00	0	1	0	0
01	0	0	0	0	01	x	x	x	x
11	x	x	x	x	11	x	x	x	x
10	1	1	1	1	10	x	x	x	x
$E_{in} = 0$					$E_{in} = 1$				

$$L_{out} = L_{in} + G'_{in}x'y$$

3. **(2 pts.)** Show how to connect together four 4-bit comparators to construct a 16 bit comparator.

Figure forthcoming

4. **(2 pts.)** Determine the circuitry for the overflow detection circuit for a 2's complement adder subtractor. See page ??.

$c_{in} \backslash c_{out}$	0	1
0		1
1	1	

$$\text{Thus } ovf = c'_{in}c_{out} + c_{in}c'_{out} = c_{in} \oplus c_{out}$$

5. **(10 pts.)** Build a BCD to 7 Segment Display converter using Espresso.

Nomenclature:	BCD to 7-segment converter
Data Input:	4-bit vector $D = d_3d_2d_1d_0$
Data Output:	7 bit vector $Y = y_6 \dots y_1y_0$
Control:	none
Status:	none
Behavior:	The output drives a 7-segment display pattern representing the BCD digit.

A Binary Coded Digit (BCD) is 4-bit binary numbers that is constrained to assume a values of 0-9. That is, 1010 ... 1111 are illegal BCD digits.

A 7 segment display is a box with 7 inputs and 7 LED bars. Each input is wired to an LED bar that lights-up when a 1 is applied to its input. Each of the 7 LED segments is numbered according to the pattern shown on the left-hand side of Figure 4.1.




Figure 4.1: The numbering of the segments in a 7-segment display. The patterns of the BCD digits.

The pattern of LEDs to illuminate for each BCD digit is shown on the right-hand side of Figure 4.1. A BCD to 7 segment converter has four inputs, $D_3D_2D_1D_0$ and seven outputs $S_7 \dots S_1$. Complete the design using Espresso. Make sure to include don't cares in the truth table specification.

- (a) Use espresso to determine the SOP_{\min} expression for the outputs $S_7 \dots S_1$. Underline product terms that are shared. Turn in your Espresso source file.

The following is the source file for the BCD to 7 segment converter.

The following is the output from espresso on the BCD to 7 segment converter.

- (b) Use espresso to determine the POS_{\min} expression for the outputs $S_7 \dots S_1$. Underline sum terms that are shared. Turn in your Espresso source file *The following output was generated by using the same file as the solution in the previous part; but using the epos option in espresso.*

Remember that these are the negation of the output variables, hence we have to use DeMorgan's to put them into POS_{\min} form.

*Symbolically we have: $s7 = (b3 + b2 + b1 + b0')(b2' + b1 + b0)(b3' + b0')(b2' + b1' + b0')$;
 $s6 = (b2 + b1' + b0)$;
 $s5 = (b2' + b1 + b0')(b3 + b2 + b1 + b0')(b2 + b1 + b0')(b2' + b1 + b0)(b3' + b0')(b2' + b1' + b0')$;
 $s4 = (b3 + b2 + b1)(b2' + b1' + b0')$;
 $s3 = (b2' + b1' + b0)(b2' + b1 + b0')$;
 $s2 = (b2 + b1' + b0)(b3 + b2 + b1 + b0')(b2 + b1' + b0')$;
 $s1 = (b3 + b2 + b1 + b0')(b2' + b1 + b0)$;*

6. (10 pts.) Build a box which has one 4-bit input called A and one 4-bit output called T. The output T represents the 2's complement of the input A. To solve this problem you will have to use the bit slice paradigm. That is create a box for one bit of the problem then string a whole series (4 of them in this problem) together to solve the problem. For the problem at hand this can be done as follows:

- (a) Start at the LSB of A.
 (b) If this is the first (least significant) 1 flip all bits to the left.
 (c) If this is not the first 1 leave the bit alone.

A	c_{in}	T	c_{out}	comment
0	0	0	0	There is no 1 to your right
0	1	1	1	There is a 1 to your right, flip A
1	0	1	1	There is is no 1 to your right, but we've created one
1	1	0	1	There is a 1 to your right, flip A

- (d) Move one bit to the left.
- (e) Goto step b.

A bit slice should communicate whether there has been a 1 to the right, to the more significant bit. Turn in:

- How the above "algorithm" behaves when presented with the inputs $A=1100$
- The truth table for one bit slice
- SOP_{min} expression and circuit diagram for a bit slice.
- The organization of four bit slices to solve the problem

The key to the begin solution is to figure out the structure of the begin solution and then give meaning to the signals involved. The problem will be sliced into four bit-slices; each handled but its own complement box. Thus, there will be four complement box in the begin solution. Each box will have 2 inputs, one being a bit of A and the other being a "carry in" from the less significant less, immediately to the right. Each box will have two bits of output, a bit of T and a "carry out". The carry bits (both into and out of a box will convey information regarding the rightmost 1 in the number A.

If your carry in is equal 1 then there is a one to your right. If your carry in is equal 0 then there is not a one to your right. The truth table for a box is then

From this it follows that:


$$T = A'c_{in} + Ac'_{in} = A \oplus c_{in}$$

$$c_{out} = A + c_{in}$$


7. **(4 pts.)** Build a 7:128 decoder using a minimum number of 4:16, 2:4 and 1:2 decoders. Describe the wiring of the select lines.
8. **(4 pts. each)** Design a circuit with two 8-bit inputs X, Y , an 8-bit output Z and a 1-bit input sel . Construct a circuit that yields the

correct value of Z using only the basic building blocks presented in this chapter; do NOT show the internal organization of these building blocks. If you use a mux, you must denote which input is the y_0 and y_1 inputs. If you use a comparator denote which input is X and which is Y . Do not use any AND or OR gates (it will tempting in the later problems).


(a) if ($\text{sel}==0$) then $Z = X$ else $Z = Y$




(b) if ($\text{sel}==0$) then $Z = X+Y$ else $Z = Y$




(c) if ($\text{sel}==0$) then $Z = X+Y$ else $Z = X-Y$




(d) if ($X==0$) then $Z = X$ else $Z = Y$




(e) $\text{if } (X==Y) \text{ then } Z = X-Y \text{ else } Z = Y$




(f) $\text{if } (X==Y) \text{ then } Z = X+Y \text{ else } Z = X-Y$




(g) $\text{if } (X < Y) \text{ then } Z = X \text{ else } Z = Y$




(h) $\text{if } (X \leq Y) \text{ then } Z = X \text{ else } Z = Y$



(i) if $(X > Y)$ then $Z = X$ else $Z = Y$



(j) if $(X > Y)$ then $Z = X+X$ else $Z = Y+Y$



9. (10 pts.) Build a 4-bit priority encoder.

Nomenclature:	N-bit priority encoder
Data Input:	N-bit vectored $D = d_{N-1} \dots d_1 d_0$
Data Output:	$\log_2(N)$ -bit vector $Y = y_{\log_2(N)} \dots y_1 y_0$
Control:	none
Status:	none
Behavior:	$F = i$ where i is the highest indexed input which equals 1. When all inputs equal 0 you don't care what the output is.

The idea is for the outputs to represent (in binary code) the highest input index which equals 1. For example, a 4-bit priority encoder with input $D = 1010$ has inputs $d_3 = 1$ and $d_0 = 1$. Of these two inputs the index of d_3 is greater than the index of d_0 so the output, F is equal to 3, or in binary 11. If the input were $D = 0111$ then $F = 10$.

- (a) Write down the truth table for a 4-bit priority encoder. Hint, your truth table could contain only 5 rows if you use don't cares on some of the input bits.

d_3	d_2	d_1	d_0	f_1	F_0
0	0	0	0	x	x
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1


- (b) An SOP_{min} realization of the circuit. $f_1 = d_3 + d_2$
 $f_0 = d_3 + d_2' d_1$

10. **(10 pts.)** Build a 4-bit saturation adder. A saturation adder performs normal 4-bit addition when the resulting sum is less than 15. However, if the sum is greater than 15, which would normally cause an adder to roll over, the saturation adders output should stay at 15. The following table summarizes.

Nomenclature:	4-bit saturation adder
Data Input:	2, 4-bit vectors A, B
Data Output:	4-bit vector sum
Control:	none
Status:	none
Behavior:	<pre> if (A+B > 15) sum = 15 else sum = A+B </pre>

Turn in a schematic showing the basic building blocks, their data status, and control interconnections. Show any truth tables used to build glue logic.

All we need to do is to determine when the sum is greater than 15 and output 15 when it is. The comparator/mux combo mentioned several times in the chapter should do the trick.



11. (10 pts.) Build a mod 6 adder. The mod 6 adder takes as input two 3-bit (mod 6) numbers and adds them together modulus 6.

Modular arithmetic only operates with a limited portion of the integers. The range of numbers is $\{0, 1, 2, \dots, m - 1\}$ where m is called the *modulus*; note there are m different integers because we started at 0. For example, when working in mod 6 arithmetic you will only use the integers $\{0, 1, 2, 3, 4, 5\}$. To solve any addition problem in modular arithmetic it is only necessary to perform regular addition with the special rule that the addition process rolls over from the largest number to 0. For example, in mod 6 arithmetic $(5 + 1) \bmod 6 = 0$. The statement "mod6" is always included in the addition problem to indicate to the reader that mod 6 arithmetic is being performed. Here are a few more examples to help

$$2 + 3 \bmod 6 = 5$$

$$3 + 3 \bmod 6 = 0$$

$$4 + 3 \bmod 6 = 1$$


$$5 + 5 \bmod 6 = 4$$

Nomenclature:	3-bit mod 6 adder
Data Input:	2, 3-bit (mod 6) vectors A , B
Data Output:	3-bit (mod 6) vector sum
Control:	none
Status:	none
Behavior:	$\text{sum} = \text{A+B mod } 6$

Turn in a schematic showing the basic building blocks, their data status, and control interconnections. Show any truth tables used to build

glue logic.

Since the inputs are mod 6 numbers then the inputs can be in the range $[0-5]$. Adding two such values will yield a value in the range $[0-10]$. Hence a simple adjustment of the sum when its larger than 5 is required.



12. **(1pt. each)** Convert the following to 2's complement assuming a word size of 8 bits.

(a) -35

$$35 = 32 + 2 + 1 = 100011 = 00100011, \text{ thus } -35 = 11011101$$

(b) -128

This is a special case, see page 10 for more information. $-128 = 10000000$

(c) 67

$$67 = 64 + 2 + 1 = 1000011 = 01000011$$

(d) 128

There are not enough bits to represent this positive number; hence the 8-bit representation does not exist.

13. **(1 pt. each)** Perform the following operations for the given 2's complement numbers. Assume a word size of 8 bits in all cases. Indicate where overflow occurs. If there is no overflow, convert the result to decimal.

(a) $01011101 + 00110111$

$$01011101 + 00110111 = 10010100 \text{ overflow}$$

(b) $11101011 + 11110001$

$$11101011 + 11110001 = 11011100$$


- (c) $01011101 + 10101011$
 $01011101 + 10101011 = 00001000$
- (d) $10111011 - 11110001$
 $10111011 - 11110001 =$
 $10111011 + 00001111 = 11001010$
- (e) $01011101 - 00110111$
 $01011101 - 00110111 =$
 $01011101 + 11001001 = 00100110$
- (f) $01011101 - 10101111$
 $01011101 - 10101111 =$
 $01011101 + 01010001 = 10101110, \text{ overflow}$



14. **(5 pts.)** Build a 4-bit bus transceiver. A bus transceiver is defined by the following truth table.

Nomenclature:	N-bit bus transceiver.				
Data:	two bidirectional N-bits vectors $X = x_{N-1} \dots x_1 x_0$. $Y = y_{N-1} \dots y_1 y_0$.				
Control:	1-bit F and R				
Status:	none				
Behavior:	F	R	X	Y	comment
	0	0	Z	Z	X and Y tristate
	0	1	Y	Y	$X = Y$
	1	0	X	X	$Y = X$
	1	1	x	x	never applied

flow is determined by the F and R signals denoting forward and reverse respectively. When $F = 1$ data flows from X to Y . In this case X is acting like an input and Y is acting like an output. When $R = 1$ data flows from the Y input to the X output. Your design will rely heavily on tristate buffers.

15. **(3 pts.)** Build a 2:1 mux using some tristate buffers and an inverter.
16. **(3 pts.)** Build a 4:1 mux using some tristate buffers and two inverters.





Chapter 5

1. (8 pts.) Determine the state table for the circuit in Figure 5.1.




Figure 5.1:

The analysis of the cross-coupled NANDs show in Figure 3 is almost exactly the same as that for the cross coupled NORs. To start you need the truth table for an NAND gate:

a	b	$(ab)'$
0	0	1
0	1	1
1	0	1
1	1	0

The observation that you need to make is that the output is 1 whenever either input is 0. Now onto the state table for the cross coupled nands:

A	B	F^+	G^+
0	0	1	1
0	1	1	0
1	0	0	1
1	1	F	G

For the cross coupled NANDs the output holds when the input $A, B = 1, 1$ occurs. In fact if you compare this table to that of the cross coupled NORs, you will notice that $A, B = S', R'$ and $F, G = Q, Q'$.

2. **(8 pts.)** Determine the state table for the circuit in Figure 5.2. Which basic memory element does it act like?




Figure 5.2:

The main idea in this problem is to simplify the cross coupled NOR gates into an SR latch. Then use the state table for the SR latch. This substitution will simplify the analysis of this circuit. Since the lower NOR gate is denoted A, we will call the lower input of the SR latch R and the upper input S (see Figure 5.6).

Now we have the following truth table:

A	B	S	R	comment	Q^+
0	0	0	0	Hold	Q
0	1	0	0	Hold	Q
1	0	0	1	Reset	0
1	1	1	0	Set	1

It is behaving exactly like a D clocked latch, where $A = clk$ and $B = D$.

3. **(8 pts.)** Complete the state table for the circuit in Figure 5.3. Assume that the propagation delay through the D clocked latches is much longer than the delay through the NOT gate. Which basic memory element does it act like?




Figure 5.3:

A	B	Q_1^+	Q_2^+
0	0		
0	1		
1	0		
1	1		
1	\uparrow		
1	\downarrow		
0	\uparrow		
0	\downarrow		

A	B	Q_1^+	Q_2^+
0	0	Q_1	Q_1
0	1	0	Q_2
1	0	Q_1	Q_1
1	1	1	Q_2
1	\uparrow	1	Q_1
1	\downarrow	1	1
0	\uparrow	0	Q_1
0	\downarrow	0	0

Its important to note that when B is constant the output will not change.

This device is acting like a negative edge triggered D flip flop where $A, B = D, clk$.

4. **(15 pts.)** Complete the timing diagram for the basic memory elements in Figure 5.4. The clock cycle is 20 ns. When necessary, assume that Q is initialized to 0 and the output settles to 0 after a period of rapid toggling.
5. **(15 pts.)** Complete the timing diagram for the basic memory elements in Figure 5.5. The clock cycle is 20 ns. When necessary, assume that Q is initialized to 0 and the output settles to 0 after a period of rapid toggling.





Figure 5.4:







Figure 5.5:



Chapter 6

1. **(8 points)** Build a 4-bit universal shift register in table 6.1 using D flip-flops and 8:1 multiplexers.


S2	S1	S0	Operation
0	0	0	Hold
0	0	1	Load
0	1	0	ASR
0	1	1	ASL
1	0	0	LSR
1	0	1	LSL
1	1	0	CSR
1	1	1	CSL

Table 6.1: The truth table for a universal shift register.

2. **(8 pts.)** Use a counter and a comparator to implement the following circuits.

- (a) Show how to modify the counter (by adding some external logic) to implement a mod-10 counter. A mod 10 counter counts from 0 to 9 and then goes back to 0. Its spends one full clock cycle on each of these count values.

Our mod 10 counter will have 1 data input, representing the state of the least significant counter. Call this input Nine In. Nine In equals 1 when the less significant counters output equals 9, otherwise Nine In equals 0. Our mod 10 counter will have 4-bits of output representing the current count value. The mod 10 counter will also have a Nine Out output which will equal 1 when our current count value equals 9, otherwise Nine Out equals 0. Let the




(b) Use four mod-10 counters to build a 4-digit decimal counter which counts up from 0 to 9999. Draw a schematic for the 4 digit decimal counter. *Just ripple four of the above counter head to tail via Nine In and Nine Out. Set the Nine In input of the least significant counter to 1.*

3. **(8 pts.)** Design a circuit which contains three 8-bit registers X,Y,Z. The behavior of the circuit is determined by the statement:

```
if (X > Y) then Z = X+X else Z = Y+Y
```

The registers are preloaded with values in them. Turn in a circuit diagram showing the building blocks uses, their interconnections and any misc. logic required to make them operate together.



4. (8 pts.) Design a circuit which contains three registers X,Y,Z. The behavior of the circuit is determined by the statements:



```

1. while (X > 0) {
2.     Z = Z+Y;
3.     X = X-1;
4. }

```

The registers are preloaded with values in them. Turn in a circuit diagram showing the building blocks uses, their interconnections and any misc. logic required to make them operate together. Your design should use an adder and an adder subtractor plus some other building blocks. Hint, use the enable inputs of the registers to control when they latch information.


5. (8 pts.) You are given (3) 32-bit registers A,B,PC. Design a circuit which adds PC and A (putting the result back into PC) when A is equal to B. Otherwise, you should add 1 to PC. The contents of A and B are to remain unchanged.
6. (8 pts.) Build a circuit that performs the following:




```
for(i=0; i<100; i++)
    total = total + i;
```

Please use the counter described in this chapter for the i variable; you may assume that the counter is initialized to 0. $total$ is stored in a register; you may assume its initial value is given to you as 0. Use a comparator to shut down the counter and the register when the count value reaches a critical value. Until this critical value is reached the comparator should allow the counter to count and the register to load.

Note that the counter really needs only one of two control settings 00 for holding and 10 for counting up. Thus, the LSB of the counters control input can be hardwired to 0. Its the MSB of the counters control that needs controlled by the comparator. Since the counter is in the




range of 0-100, the counter has a 7-bit output. It is an interesting exercise to determine the number of bits required for the adder's output so that it does not overflow during the computation. The figure below shows that 13-bits are required (the upper 6-bits of the counter's output are padded with 0's so that the counter's output can be feed into the adder).




7. (8 pts.) Build a circuit that performs the following:

```
for(i=0; i<100; i++)
```




8. (8 pts.) Please give a circuit that can shift (circular to the right) the contents of register X by an amount given in register Y. You may assume that X is stored in a circular shift register described in this chapter. You will need a comparator and some other counting related hardware.



9. (8 pts.) Assume that a 32kx8 RAM is full of data. Show the hardware required to realize the following algorithm.

```
for(i=0; i<32767; i++)
    total = total + M[i];
```



Where $M[i]$ is the 8-bit data word stored at address i . You may assume that the total register is initialized to 0. The i variable should be the output of a counter. Use a comparator to shut down the counter and the register when the count value reaches a critical value.



10. (8 pts.) Show how to initialize a 32kx8 RAM in the following manner.

```
for(i=0; i<32767; i++)
    M[i] = i mod 256;
```

Where the " $i \bmod 256$ " statement means store the least significant 8-bits of the i variable into the RAM.



11. (5 pts.) Complete the timing diagram in Figure 6.1 for a 4-bit arithmetic shift register. Use the control setting from the truth table on page ??.




Figure 6.1: The timing diagram for a 4-bit arithmetic shift register in problem 11.

12. **(5 pts.)** Complete the timing diagram in Figure 6.2 for a 4-bit counter. Use the control setting from the truth table on page ??.
13. **(5 pts.)** Complete the timing waveforms for A_1, A_0, Q_1, Q_0 based on the circuit diagram shown in Figure 6.3. Use the truth table on page ?? for the register. Please put the decimal representation of the signals in the timing diagram (like the timing diagram in figure ??).





Figure 6.2: The timing diagram for a 4-bit counter in problem 12.






Figure 6.3: The circuit diagram and incomplete timing diagram for problem 13.



Chapter 7

1. Determine the memory input equations and output equations for the push button circuit described in this chapter. Perform for both a 1's hot and dense coding. Use the following table for the state assignment.

State	Q_1Q_0
open	00
press	01
release	11

2. A FSM has one input, X and one output Z . The output equals 1 if and only if the total number of 1's received on X is divisible by 3.
3. A FSM has one input, X and one output Z . The output equals 1 if and only if the total number of 1's received is divisible by 3 and the total number of 0's received is an even number greater than zero (nine state are sufficient.)
4. A FSM has two bits of input X_1X_0 and one bit of output, Z . The output remains the same unless one of the following sequences occurs: Two consecutive inputs of 10 causes the output to become 0. Two consecutive inputs of 01 causes the output to become 1. Two consecutive inputs of 11 causes the output to toggle.
5. A FSM has two bits of input X_1X_0 and two bits of output, Z_1Z_0 . The inputs represent a two bit binary number, X . If the present value of X is greater than the previous value, then $Z_1 = 1$. If the present value of X is less than the previous value, then $Z_0 = 1$. Otherwise $Z_1 = Z_0 = 0$.
6. A FSM has one bit of input X and two bits of output, Z_1Z_0 . An output $Z_1 = 1$ occurs every time the input sequence 101 is observed, provided

that the sequence 011 has never been seen. An output $Z_0 = 1$ occurs every time the input 011 is observed. Note that once $Z_0 = 1$, $Z_1 = 1$ can never occur. (Hint: You will require at least eight states.)

7. You are told that a finite state machine has been implemented with 4 flip-flops, two inputs and three outputs.
 - (a) What are the minimum and maximum number of states in the diagram? *Since there are 3 flip flops we can have a maximum of 8 states. The minimum number of states is a bit tricky. A practical answer is 5, because if you had fewer states you would use fewer flip flops. However, the question asks for a minimum, in which case you could have 1 state. Note, that a 1 state FSM would only generate a single output and hence would not be a very interesting circuit.*
 - (b) What are the minimum and maximum number of transition arrows starting at a particular state? *These values are the same. Since there are 2-bits of input there are 4 different inputs that can be applied at each state. Thus, 4 arrows must leave each state.*
 - (c) What are the minimum and maximum number of transition arrows that can end in a particular state? *In a typical design your systems will have a reset state, it normal for such states to have NO input arcs. You only visit them when the power is turned on. This is the minimum number of arcs that can terminate at a state. On the other hand, I could image a machine where transition arc points to a particular state (not a very interesting FSM). Hence all 32 arcs could point to a single state.*
 - (d) What are the minimum and maximum number of different binary patterns that are displayed on the outputs? *this is a tricky question, you need to determine which of the inputs and outputs constrains the number of distinct patterns on the output. You should consult figure 7.1 for some guidance. There are 3-bits of output which have the possibility of generating 8 different outputs. There are a total of 6-bits of input to the combinational logic box, more than enough to cope with the 8 different output. On the other end of the scale, I can imagine a FSM which only produces a single output, it would however, not be very interesting.*
8. **(20 points)** The state assignment for a FSM influences the amount of combinational logic required in the realization. In the following prob-

lem you will investigate this phenomena. Determine the MIE equations for the following state table using both the state assignments.

State Table			State Assignment 1				State Assignment 2			
CS x	0	1	State	Q_2	Q_1	Q_0	State	Q_2	Q_1	Q_0
A	A,0	B,0	A	0	0	0	A	0	0	0
B	C,1	F,1	B	0	0	1	B	1	1	1
C	D,0	C,0	C	0	1	1	C	0	0	1
D	A,1	H,1	D	0	1	0	D	1	1	0
E	F,1	E,1	E	1	0	0	E	1	0	1
F	G,0	F,0	F	1	0	1	F	0	1	1
G	G,1	C,1	G	1	1	1	G	1	0	0
H	D,1	E,1	H	1	1	0	H	0	1	0

After you have the MIE's for both realizations, determine the cost of each solution according to the following formula: $C(FSM) = A + O + 6 * F$. Where $C(FSM)$ denotes the cost of the FSM, A is the cost of the AND gates, O is the cost of the OR gates and F is the number of flip flops. The cost of an AND gate is equal to the number of inputs to the AND gate. Likewise the cost of an OR gate is equal to the number of inputs. NOT gates are free. For example the circuit $A'B + ABC'$ has cost $2 + 3 + 2 = 7$.

Turn in:

- Shared steps of the design process.
- Derive the MIE's for each of the two realizations.

State Assignment 1

$Q_2Q_1Q_0x$	00	01	11	10
00	000,0	001,0	101,1	011,1
01	000,1	110,1	011,0	010,0
11	010,1	100,1	011,0	111,1
10	101,1	100,1	101,0	111,0

$$D_2 = Q_1Q'_0X + Q'_1Q_0X + Q_2Q_0X' + Q_2Q'_1$$

$$D_1 = Q_2Q_1X' + Q'_2Q_1X + Q_1Q_0 + Q_0X'$$

$$D_0 = Q_2Q'_1X' + Q'_2Q'_1X + Q'_1Q_0 + Q_2Q_0 + Q_0X$$

$$Z = Q'_2Q'_1Q_0 + Q_1Q'_0 + Q_2Q'_0 + Q_2Q_1$$

State Assignment 2

$Q_2 Q_1 Q_0 x$	00	01	11	10
00	000,0	111,0	001,0	110,0
01	110,1	101,1	011,0	100,0
11	000,1	010,1	011,1	001,1
10	100,1	001,1	101,1	011,1

$$D_2 = Q_2 Q_1' Q_0' X' + Q_2 Q_1' Q_0 X + Q_2' Q_1 Q_0' + Q_2' Q_0' X + Q_2' Q_0 X'$$

$$D_1 = Q_2' Q_1 Q_0' X' + Q_2' Q_1' Q_0' X + Q_2 Q_1 X + Q_1 Q_0 X + Q_1' Q_0 X'$$

$$D_0 = Q_1' X + Q_2' X + Q_2 Q_0$$

$$Z = Q_1 Q_0' + Q_2$$

- (c) Determine the cost of each of the two realizations.

	State Assignment 1	State Assignment 2
D_2	15	22
D_1	14	22
D_0	17	9
Z	13	4
Total	$6*3 + 59 = 77$	$6*3 + 57 = 75$

- (d) Determine the cost of each of the two realizations using espresso.

Espresso cost 77 for state assignment 1

Espresso cost 75 for state assignment 2

9. **(8 pts.)** Realize the FSM in the previous problem using a ones hot encoding. Determine the MIE's and the cost of the circuit using the same metric. Note, you may want to convert the state table into a state diagram.

$$D_A = Q_A X' + Q_D X'$$

$$D_B = Q_A X$$

$$D_C = Q_B X' + Q_C X + Q_G X$$

$$D_D = Q_C X' + Q_H X'$$

$$D_E = Q_E X + Q_H X$$

$$D_F = Q_B X + Q_E X' + Q_F X$$

$$D_G = Q_F X' + Q_G X'$$

$$D_H = Q_D X$$

$$Z = Q_B + Q_D + Q_E + Q_G + Q_H$$

*The cost of this solution is $6*8 + 6 + 2 + 9 + 6 + 6 + 9 + 6 + 2 + 5 = 48 + 51 = 99$*

10. **(8 points)** Enhance the vending machine discussed in this chapter as follows. Add two buttons for a beverage selection; *regular* soda and *diet* soda, see Figure 7.1. This machine will have a change dispenser. If the user deposits more than 35 cents, your circuit should send a signal to either the *nickel change* dispenser or the *dime change* dispenser, a single bit sent for one clock cycle to a dispenser will yield a single coin. When the user deposits 35 cents (or more) the machine gives any change and then waits for one of the two buttons to be depressed. Depending on the selection, your circuit should send a signal to either the *regular dispenser* or the *diet dispenser* mechanism. The dispenser need only get a signal for one clock cycle. After the dispensing, go back to the reset state.





Figure 7.1: A basic vending machine.

Note, that in the figure if a input does not appear on any arc emanating from a state then it is implied that this input will have no effect on the next state. Below are the outputs for each of the states above.



<i>outputs from the vending FSM</i>			
<i>state</i>	<i>nickel change</i>	<i>diet dispense</i>	<i>regular dispense</i>
	<i>0 give none</i>	<i>0 give none</i>	<i>0 given none</i>
	<i>1 give nickel</i>	<i>1 dispense diet</i>	<i>1 dispense regular</i>
<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>5</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>10</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>15</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>20</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>25</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>30</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>35</i>	<i>0</i>	<i>0</i>	<i>0</i>
<i>40</i>	<i>1</i>	<i>0</i>	<i>0</i>
<i>d</i>	<i>0</i>	<i>1</i>	<i>0</i>
<i>r</i>	<i>0</i>	<i>0</i>	<i>1</i>

11. **(16 pts.)** Build a FSM which make the hexapod robot shown in Figure 7.2 walk forward.

Each leg of the hexapod robot is moved by two nitinol (Flexinol) wires. At rest nitinol wire is straight. When 5 volts (logic 1) is applied to the wire it bends in a particular direction. The two wires making up a particular leg are positioned so that they move in perpendicular directions. One wire will move a leg up or down and the other will move the wire forward or backwards. The table below elaborates.




Figure 7.2: A hexapod walking robot.

wire	logic 0	logic 1
w_0	down	up
w_1	forward	backward

The hexapod robot walks by moving three legs in unison; see A and B in Figure 7.2. The movements of A and B are coordinated so that, at times, the hexapod is balanced on three legs. A portion of the walking gate is shown in Figure 7.3, note that in this figure you are looking down at the top of the robot which is moving to the right. The dotted legs are assumed to be in the air, solid legs are in contact with the ground.





Figure 7.3: The walking gate of the hexapod robot.

Assume that the legs can move to their correct position in one clock cycle. Define your states (a picture may help), draw the state diagram and determine the memory input and output equations assuming a ones hot representation.



Note that the states have been given numbers to simplify the description of the states. Here is a listing of the outputs associated with each state:

State	Aw_1	Aw_0	Bw_1	Bw_0
1	0	0	1	1
2	1	0	0	1
3	1	1	0	0
4	0	1	1	0

MIEs and OEs

MIEs	OEs
$D_1 = D_4$	$Z_{Aw_1} = Q_2 + Q_3$
$D_2 = D_1$	$Z_{Aw_0} = Q_3 + Q_4$
$D_3 = D_2$	$Z_{Bw_1} = Q_1 + Q_4$
$D_4 = D_3$	$Z_{Bw_0} = Q_1 + Q_2$

12. (12 pts.) Build a FSM which makes the simple robot shown in Figure 7.4 move along (track) the black line crossing two intersections. Your FSM has two inputs, a left sensor, denoted ls , and a right sensor, denoted rs . These two sensors look down at the ground. When a sensor see white it outputs 0, when it see black it outputs 1. The sensor are spaced far enough apart that they can straddle the black line and see white on either side. Your FSM has two outputs, a left motor, denoted lm and a right motor, denoted rm . A motor rotates when it





Figure 7.4: A simple line tracking robot that must cross two intersections.

is sent a 1 and does not rotate when it is sent a 0. Your FSM should constantly check that the robot is straddling the line, if it is not your FSM should take corrective action by stopping one of the wheels.

Turn in the state diagram for the FSM, MIEs and OE's using a one's hot encoding of the states.



<i>State</i>	<i>lm</i>	<i>rm</i>
	<i>0 stop left wheel</i>	<i>0 stop right wheel</i>
	<i>1 turn left wheel</i>	<i>1 turn right wheel</i>
<i>Reset</i>	<i>1</i>	<i>1</i>
<i>Straight</i>	<i>1</i>	<i>1</i>
<i>Left</i>	<i>0</i>	<i>1</i>
<i>Right</i>	<i>1</i>	<i>0</i>
<i>OnLine</i>	<i>1</i>	<i>1</i>
<i>Up</i>	<i>1</i>	<i>1</i>
<i>Stop</i>	<i>0</i>	<i>0</i>

13. **(16 pts.)** Make the robot from problem 12 cross 63 intersections. The problem is that the number of states will explode if something isn't done. Hence, a counter and comparator are added to the FSM yielding the following circuit.





Figure 7.5: The innards of a intersection counting, line tracking robot.

You may assume that the counter is reset to 0 when your circuit is first turned on. Your robot must still track the line but must count up once every time it crosses an intersection. Remember that the digital circuit shown in Figure 7.5 is operating much faster than the robot is crossing intersections. Your state diagram will need to have wait states similar to those in Figure ???. Assume that the counter counts up when the control input is 1 and the clock rises. When the control input is 0 then the counter holds its current count value.

Turn in the state diagram for the FSM, OEs and MIEs for a one's hot encoding of the states.

If you encoded 64 line crossing using only a FSM you would have on the order of 256 states, 4 for each line crossing. The solution is to use a counter to keep track of how many lines have been crossed. The states below explain.

DP & CU



Control Word

State	lm	rm	counter
	0 stop left wheel	0 stop right wheel	00 hold
	1 turn left wheel	1 turn right wheel	01 load
			10 count
Reset	1	1	01
Straight	1	1	00
Left	0	1	00
Right	1	0	00
OnLine	1	1	00
Up	1	1	10
Stop	0	0	00

One could easily derive the MIEs and OEs for the FSM.

14. (24 pts.) Construct a digital circuit to control the operation of my washing machine, see Figure 7.6. To use my washing machine you set the *temperature* switch to either hot, tepid or cold and then press the




Figure 7.6: A humble washing machine with a close-up of the start button and temperature switch.

start button. To build a digital circuit to control the washing of clothes we will have to understand the washing cycle. The first thing that happens is water (of your selected temperature) pours into washing drum. I noticed on my washing machine there are two electronically controlled water valves, the *hot* valve admits hot water into the washing drum and the *cold* valve admits cold water. Water continues to pour into the drum until it fills. I took some parts off my washing machine and noticed that there are two sensors; the *full* switch signals when the drum is full and the *empty* switch signals when the drum is empty. After the drum is full of water the washing machine starts to agitate the clothes. Upon consultation with the manufacture, I was informed that the washing machine *motor* can be told to do one of three things, either agitate (a rapid back and forth motion), spin (a rapid rotation in one direction) or nothing. The motor is incidently controlled by two bits. After agitating for 15 minutes, the agitation cycle stops and the machine drains its water. Water leaves the drum through a *drain* valve and is sent into my houses waste water. When the drum is emptied of water the washing machine enters the rinse cycle. The rinse cycle fills the drum with cold water and agitates for 5 minutes. The rinse cycle concludes by draining the water from the drum. When the drum is emptied of water the washing machine enters the spin cycle. This lasts for 5 minutes. I wondered how my washing machine knew how long to agitate, rinse and spin the clothes. Another call to the manufacture and I was told that the machine has a 5 minute timer. The *timer inputs* allow the timer to be controlled as follows. To use the timer it must first be reset for one clock cycle. After being reset the timer will

count down as long as the timer input is set to run. If you want to stop the timer (if the lid was opened for example) then the stop command must be issued to the timer. After 5 minutes have elapsed the timer output will goto logic 1 and stay there until the timer is reset. When the spin cycle is done, the washing is complete. Its as easy as that. The inputs from the washing machine to your digital circuit have the following meaning.

inputs to your digital circuit				
start	temperature	empty	full	timer out
0 off	00 hot	0 not empty	0 not full	0 nothing
1 on	01 cold	1 empty	1 full	1 5 minutes elapsed
	10 tepid			

The outputs from your digital to the washing machine have the following meaning. The left most column is explained below.

outputs from your digital circuit					
state	hot	cold	motor	timer in	drain
	0 close	0 close	00 off	00 hold	0 close
	1 open	1 open	01 agitate	01 reset	1 open
			10 spin	10 run	
S1					

Draw the state diagram for the FSM to control the washing machine. Label the arcs of the state diagram with the input (or its negation) that causes the transition. You can use simple boolean expressions on these arcs, for example (start and hot). For each state define the output using a table similar to the one above. For example if S1 is a state fill in the bit values for the outputs depending on what S1 is supposed to do (the semantics of state S1). Determine the memory input equations and output equations assuming a ones hot encoding.

- (a) No control table (-6)
- (b) Disposable washing machine (-1)
- (c) No OEs (-5)
- (d) start * cold (-2)
- (e) no complements on arcs (-2)




Figure 7.7: The FSM for a washing machine.

<i>outputs from your digital circuit</i>					
<i>state</i>	<i>hot</i>	<i>cold</i>	<i>motor</i>	<i>timer in</i>	<i>drain</i>
	0 close	0 close	00 off	00 nothing	0 close
	1 open	1 open	01 agitate	01 reset	1 open
			10 spin	10 start	
				11 stop	
HOME	0	0	00	00	0
COLD	0	1	00	01	0
TEPI	1	1	00	01	0
HOT	1	0	00	01	0
AGIT	0	0	01	10	0
ZERO	0	0	00	01	0
DRAI	0	0	00	01	1
SPIN	0	0	10	10	0

The memory input equations are a snap.

$$D_{home} = Q_{home}start' + Q_{spin}time$$

$$D_{cold1} = Q_{home} * start * cold$$

$$D_{tepi} = Q_{home} * start * tepid$$

$$D_{hot} = Q_{home} * start * hot$$

$$D_{agit1} = Q_{cold1} * fill + Q_{tepid} * fill + Q_{hit} * fill + Q_{agit1} * time'$$

$$D_{zero1} = Q_{agit1} * time$$

$$D_{agit2} = Q_{zero1} * time + Q_{agit2} * time'$$

$$D_{zero2} = Q_{agit2} * time$$

$$D_{agit3} = Q_{zero2} * time + Q_{agit2} * time'$$

$$D_{drain1} = Q_{agit3} * time + Q_{drain1} * empty'$$

$$D_{cold2} = Q_{drain1} * empty + Q_{cold2} * fill'$$

$$D_{agit4} = Q_{cold2} * fill + Q_{agit4} * time'$$

$$D_{drain2} = Q_{agit4} * time + Q_{drain2} * empty'$$

$$D_{spin} = Q_{drain2} * empty + Q_{spin} * time'$$

15. **(36 pts.)** You are to construct a digital circuit to control the movement of an elevator in a four story building. The elevator will always wait on its current floor until a call button is pressed (see Figure 7.8). The elevator then moves to the floor that was called. The elevator then opens its doors and waits for an elevator control button to be pressed. If no elevator control button is pressed and a call to another floor is received then the elevator closes the doors and goes to the new floor. When a floor is selected on the elevator control panel then the door close and the elevator moves to the desired floor.




Figure 7.8: The layout of an elevator in a four story tall building.

The inputs to your digital circuit clearly include all the buttons. When a button is pressed on the elevators control panel two things happen. A 2-bit binary value representing the button pressed becomes valid and a 1-bit panel request becomes valid. The panel request line will remain valid until acknowledged.

When a call button is pressed two things happen. A 2-bit binary value representing which call button was pressed becomes valid and a 1-bit call request becomes valid. The call request line will remain valid until acknowledged.

There is also an input which tells your circuit when the elevator is or is not aligned with a floor. For example, consider an elevator moving from the first to the third floor. Initially, the align variable (see the table below) is 1. When the elevator starts to move away from the first floor towards the second, the align variable goes to 0. When the elevator reaches the second floor the align variable will go to logic 1 and remain there for a short while (at least several milliseconds) because there is some slack allowed in what is considered "aligned". After the elevator passes the second floor the align variable goes back to 0 and stays there until the elevator reaches the third floor.

Here is the table of inputs to your FSM, their abbreviations (to be used in your FSM) and their meaning.

Control panel floor	Pfloor	2-bit floor number	
Panel request	Preq	The panel has a valid floor	
Call floor	Cfloor	2-bit floor number	
Call request	Creq	The call buttons have a valid floor	
Align	Align	0 not aligned	1 Aligned

The outputs from your digital circuit to control the door and the movement of the elevator.

Panel acknowledge	Pack	Acknowledge the panel request	
Call acknowledge	Cack	Acknowledge the call request	
Door	0 close	1 open	
Motor	00 stop	01 up	10 down

Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a one-hot encoding.

16. **(36 pts.)** You are to construct a digital circuit to control the movement of traffic at the four way intersection shown in Figure 7.9.




Figure 7.9: The layout of a four way intersection.

To assist you, you may use a timer. The timer has 2 inputs which set the timer to some preset amount of time or allows the timer to count down. When the timer reaches 0 then the output of the timer goes to 1. When the timer is not at 0 then the output equals 1. The specific inputs and behavior are described in the following truth table.

timer input	behavior
00	count down
01	set to timer to 5 seconds
10	set to timer to 15 seconds
11	set to timer to 30 seconds

In addition to the timer there are a variety of real world inputs that come into your circuit. These are described in the following table.

Name	Abbreviation	Function
E or W Pressure Sensor	EW-PS	1 if 250 lb. or more on E or W sensor
Ped button	ped	1 if any pedestrian crosswalk button

The outputs from your digital circuit to control the lights are:

light	0x red	10 yellow	11 green
-------	--------	-----------	----------

The main sequence of events is outlined below;

```
while(1) {
    Nlight = Slight = green;
    Elight = Wlight = red;
    wait 30 seconds;
```

```

while ((EW-PS == 0) && (ped == 0));
Nlight = Slight = yellow;
wait 5 seconds;
if (ped == 1) {
    Nlight = Slight = red;
    Elight = Wlight = red;
    wait 15 seconds;
}
Nlight = Slight = red;
Elight = Wlight = green;
wait 15 seconds;
Elight = Wlight = yellow;
wait 5 seconds;
if (ped == 1) {
    Nlight = Slight = red;
    Elight = Wlight = red;
    wait 15 seconds;
} }

```

Turn in; the control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

<i>outputs from your digital circuit</i>			
<i>state</i>	<i>Timer</i>	<i>NS light</i>	<i>EWlight</i>
	<i>00 down</i>	<i>00 red</i>	<i>00 red</i>
	<i>01 5 sec</i>	<i>01 red</i>	<i>01 red</i>
	<i>10 15 sec</i>	<i>10 yellow</i>	<i>10 yellow</i>
	<i>11 30 sec</i>	<i>11 green</i>	<i>11 green</i>
<i>North</i>	<i>00</i>	<i>11</i>	<i>00</i>
<i>set30</i>	<i>11</i>	<i>11</i>	<i>00</i>
<i>wait30</i>	<i>00</i>	<i>11</i>	<i>00</i>
<i>Nwait</i>	<i>00</i>	<i>11</i>	<i>00</i>
<i>YRset5</i>	<i>01</i>	<i>10</i>	<i>00</i>
<i>YRwait5</i>	<i>00</i>	<i>10</i>	<i>00</i>
<i>RRset15</i>	<i>10</i>	<i>00</i>	<i>00</i>
<i>RRwait15</i>	<i>00</i>	<i>00</i>	<i>00</i>
<i>RGset15</i>	<i>10</i>	<i>00</i>	<i>11</i>
<i>RGwait15</i>	<i>00</i>	<i>00</i>	<i>11</i>

The memory input equations are a snap.




Figure 7.10: The FSM for a traffic light controller.

$$\begin{aligned}
 D_{North} &= Q_{RYwait5} * ped * timer + Q_{RRwait15} * timer \\
 D_{Set30} &= Q_{North} \\
 D_{Wait30} &= Q_{Set30} + Q_{Wait30} * timer' \\
 D_{Nwait} &= Q_{Wait30} * timer + Nwait * EW_{PS}' * ped' \\
 D_{YRset5} &= Q_{Nwait} * (EW_{PS} + ped) \\
 D_{YRwait5} &= Q_{YRset5} + Q_{YRwait5} * timer' \\
 D_{RRset15} &= Q_{YRwait5} * ped * timer \\
 D_{RRwait15} &= Q_{RRset15} + Q_{RRwait15} * timer' \\
 D_{RGset15} &= Q_{YRwait5} * ped' * timer + Q_{RRwait15} * timer \\
 D_{RGwait15} &= Q_{RGset15} \\
 D_{RYset5} &= Q_{RGwait15} * timer'
 \end{aligned}$$

$$D_{RYwait5} = Q_{RYset5} + Q_{RYwait5} * timer'$$

$$D_{RRset15} = Q_{RYwait5} * ped$$

$$D_{RRwait15} = Q_{RRset15} + Q_{RRwait15} * timer'$$

The output equations

$$Z_{t1} = Q_{set30} + Q_{RRset15}$$

$$Z_{t0} = Q_{set30} + Q_{YRset5}$$

$$Z_{ns1} = Q_{North} + Q_{set30} + Q_{wait30} + Q_{Nwait} + Q_{YRset5} + Q_{YRwait5}$$

$$Z_{ns0} = Q_{North} + Q_{set30} + Q_{wait30} + Q_{Nwait}$$

$$Z_{ew1} = Q_{RGset15} + Q_{RGwait15}$$

$$Z_{ew0} = Q_{RGset15} + Q_{RGwait15}$$

Chapter 8

1. **(4 pts.)** Show how you could eliminate the 4x2x1 mux in the bit counter by assuming that the Y register had an asynchronous active low reset input. Consider the fact that the external world still needs the ability to hit a single button to reset the state of the entire circuit.
2. **(6 pts.)** A control unit has been built with the following control word:

Reg A	Reg B	Reg P	P mux
00 hold	00 hold	1 hold	1 Load 0
11 lsr	11 lsr		
10 lsl	10 lsl	0 load	0 Load Add
01 load	01 load		

Regrettably, these setting were completely wrong. In reality here is what the control word should have been:

Reg A	Reg B	Reg P	P mux
00 hold	00 hold	0 hold	0 Load 0
01 lsr	01 lsr		
10 lsl	10 lsl	1 load	1 Load Add
11 load	11 load		

Your design team is in a total panic, its your job to save them. The design team thinks that it will take weeks to straighten out the error, they claim that the control unit needs to be redesigned. You however, are going to try the cheap and easy solution. Design some combinational logic to insert between the faulty control unit and the datapath in order to straighten out the bum control signals. There is one error can be fixed by changing something in the datapath, no extra hardware is required. Identify this error and its solution.

3. **(8 pts.)** Modify the algorithm for the bit counting circuit so that it uses a two-line handshakes to transmit the Y register. The circuit

should take the role of an active producer in the transmission of Y. Your circuit will have 4 handshaking lines. and two data lines. Hint, a common error of students is to insert a three-state buffer on the output of the Y register to the outside world to prevent its transmission to the outside world until the value of Y is finalized. Don't do this! If the outside world reads the value of Y before your circuit signals that its valid (via the send_REQ signal) then its their own dumb fault. Just send the Y signal outside the datapath as is.

4. **(16 pts.)** A 8kx32 RAM is full of integer data. Design a circuit to scan the RAM and find its smallest value. You may assume that the RAM returns data within 1 clock cycle. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.
5. **(16 pts.)** A 8kx32 RAM is full of integer data. You are to design a circuit that determines the sum of the integers *between* addresses A and B. The values of A and B are to be read in using a two-line handshake where your circuit is to act as a passive consumer. The sum is to be placed in a 32 bit register S. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

Algorithm

```

while(REQ==0);
A = datain;
ACK=1;
while(REQ==1);
ACK=0;
while(REQ==0);
B = datain;
ACK=1;
while(REQ==1);
ACK=0;
S=0;
for(i=A; i<B; i++)
  MBR=RAM[i];
  S=S+MBR;
// end for

```

DP & CU




Figure 8.1: The datapath and control to determine the sum between addresses A and B.

Control Word

<i>STATE</i>	<i>A</i>	<i>B</i>	<i>MUX</i>	<i>S</i>	<i>MBR</i>	<i>counter</i>
	<i>0 hold</i>	<i>0 hold</i>	<i>0 pass 0</i>	<i>0 hold</i>	<i>0 hold</i>	<i>00 hold</i>
	<i>1 load</i>	<i>1 load</i>	<i>1 pass S+MBR</i>	<i>1 load</i>	<i>1 load</i>	<i>01 UP</i>
						<i>10 load</i>
<i>Wait1A</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>GetA</i>	<i>1</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>Wait2A</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>Wait1B</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>GetB</i>	<i>0</i>	<i>1</i>	<i>1</i>	<i>1</i>	<i>0</i>	<i>10</i>
<i>Wait2B</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>For</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>
<i>Read</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>1</i>	<i>01</i>
<i>Inc</i>	<i>0</i>	<i>0</i>	<i>1</i>	<i>1</i>	<i>0</i>	<i>00</i>
<i>Done</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>0</i>	<i>00</i>

MIEs and OEs*MIE*

$$D_{Wait1a} = Q_{wait1a}req'$$

$$D_{GetA} = Q_{wait1a}req$$

$$D_{wait2a} = Q_{getA} + Q_{wait2A}req$$

$$D_{wait1b} = Q_{wait2a}req' + Q_{wait1B}req'$$

$$D_{GetB} = Q_{wait1b}req$$

$$D_{wait2B} = Q_{GetB} + Q_{wait2b}req$$

$$D_{For} = Q_{wait2B}req'$$

$$D_{Read} = Q_{For}LB$$

$$D_{Inc} = Q_{Read}$$

$$D_{Done} = Q_{For}LB'$$

OE

$$Z_A = Q_{getA}$$

$$Z_B = Q_{getB}$$

$$Z_{MUX} = Q_{getB} + Q_{Inc}$$

$$Z_S = Q_{getB} + Q_{Inc}$$

$$Z_{MBR} = Q_{Read}$$

$$Z_{c1} = Q_{GetB}$$

$$Z_{c0} = Q_{Read}$$

6. **(16 pts.)** Design a circuit that repetitively looks at a 1 bit input X. Anytime X changes logic values you are to increment an 8 bit register Y. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.
7. **(16 pts.)** A 256x8 RAM is full of data. Design a circuit that jumps around in memory. It does this by fetching a word and using the retrieved word as the next address to jump to. The circuit is to start at address 0. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

To illustrate the desired behavior of your circuit, see Figure 8.2. If the

address=0 then your circuit will jump to address 3F then 28, 53, 3F and continue cycling for ever amount these three addresses.




Figure 8.2: A 256x8 RAM loaded with some data.

8. **(16 pts.)** A 256x8 RAM is full of data. Design a circuit that jumps around in memory. The current address should be stored in a register called PC. If the MSB of the fetched word is 1 then the remaining 7 bits represent a 7 bit 2's complement number; add these 7 bits to the PC. If the MSB of the fetched word is 0 then just increment the PC. Repeat this process forever. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

To illustrate the desired behavior of your circuit, see Figure 8.3. In this figure if PC=0 then the word at that address (3F) has a MSB of 0 so the PC is incremented to 1. The word at address 1 is fetched (BC) and has an MSB of 1 so the least significant 7 bits of BC are added to the PC, making its new value 3D. repeating this process sees the PC goto address 21, 22, 21, 22 into a never ending cycle. Make sure your solution identifies how to add the least significant 7-bits to an 8-bit PC.

Control Word




Figure 8.3: A 256x8 RAM loaded with some data.

<i>STATE</i>	<i>RE</i>	<i>CS</i>	<i>MUX</i>	<i>MBR</i>	<i>PC</i>
	0 nada	0 nada	0 pass 1	0 hold	0 hold
	1 read	1 RAM	1 pass MBR	1 load	1 load
<i>READ</i>	1	1	<i>x</i>	1	0
<i>MSB?</i>	0	0	<i>x</i>	0	0
<i>INC</i>	0	0	0	0	1
<i>MBR</i>	0	0	1	0	1

MIEs and OEs*MIE**OE*

$$D_{read} = Q_{mbr} + Q_{inc}$$

$$Z_{re} = Q_{read}$$

$$D_{msb} = Q_{read}$$

$$Z_{cs} = Q_{read}$$

$$D_{inc} = Q_{msb}m'$$

$$Z_{MUX} = Q_{mbr}$$

$$D_{mbr} = Q_{msb}m$$

$$Z_{mbr} = Q_{read}$$

9. **(16 pts.)** Modify the circuit in the previous problem as follows. Anytime an external input, called **IRQ**, is asserted your circuit is to stop jumping around and assert and **ACK**. The outside world will then read the **PC** (which you will route outside the datapath) and then drop the **IRQ**. Your circuit should then drop the **ACK** and resume jumping. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.
10. **(16 pts.)** Design a circuit that reads successive words from a 1kx12 RAM and updates a 12 bit register called **ACC** based on the upper




Figure 8.4: The datapath and control to conditionally hop around in RAM.

two bits of the memory word. The address of the current memory word should be contained in a register called PC (Program Counter). Since the words read from the RAM will tell us what operation to perform on the ACC, the memory word will be stored in a register called IR (Instruction Register). If the upper two bits of IR are:


- (a) 00 then add the lower 10 bits of the IR to ACC. Pad the upper two bits of the IR with 0's before adding to the ACC.
- (b) 01 then store the ACC to the address specified by the lower 10 bits of the IR.
- (c) 10 then load the ACC from from the address specified by the lower 10 bits of the IR.
- (d) 11 then clear the value of ACC to 0.

The PC is to be initialized to 0. After the each memory word is read and the appropriate operation performed on ACC, the PC should be incremented.

Algorithm

Datapath and Control

Control Word



State	ACC mux	Acc	IR	TSB	PC	Addr Mux	CS	RE	WE
00 add	0 hold	0 hold	0 hold	0 Z	00 hold	0 PC	0 no	0 no	0 no
01 0	0 load	0 load	0 load	1 pass	01 load	1 IR	0 on	0 read	0 write
10 RAM					10 up				
Init	01	1	0	0	01	x	0	0	0
Read	xx	0	1	0	00	0	1	1	0
Comp	xx	0	0	0	00	x	0	0	0
Add	00	1	0	0	00	x	0	0	0
Stor	xx	0	0	1	00	1	1	0	1
Load	10	0	0	0	00	1	1	1	0
Clr	01	1	0	0	00	x	0	0	0
Inc	xx	0	0	0	10	x	0	0	0

MIEs and OEs

MIE

$$D_{Init} = Q_{wait1a} req'$$

$$D_{Read} = Q_{wait1a} req$$

$$D_{Comp} = Q_{getA} + Q_{wait2A} req$$

$$D_{Add} = Q_{wait2a} req' + Q_{wait1B} req'$$

$$D_{Stor} = Q_{wait1b} req$$

$$D_{Load} = Q_{getB} + Q_{wait2b} req$$

$$D_{Clr} = Q_{wait2B} req'$$

$$D_{Inc} = Q_{ForLB}$$

OE

$$Z_{m1} = Q_{load}$$

$$Z_{Init} = Q_{Clr}$$

$$Z_{Acc} = Q_{Init} + Q_{Add} + Q_{Clr}$$

$$Z_{IR} = Q_{Read}$$

$$Z_{TSB} = Q_{Stor}$$

$$Z_{PC1} = Q_{Inc}$$

$$Z_{PC0} = Q_{Init}$$

$$Z_{CS} = Q_{Read} + Q_{Stor} + Q_{Load}$$

$$Z_{Amux} = Q_{Read} + Q_{Stor} + Q_{Load}$$

$$Z_{RE} = Q_{Read} + Q_{Load}$$

$$Z_{WE} = Q_{Stor}$$

- (16 pts.) Design a circuit that moves M consecutive words from address S (source) to address D (destination). For example, if $M = 4$, $S = 3EA$ and $D = 1FE$ then your circuit would move words $3EA$, $3EB$, $3EC$ and $3ED$ to address $1FE$, $1FF$, 200 and 201 . Each of M , S , D is preloaded into a register. While this problem appears simple, its really rather treacherous. Your circuit will have to handle cases where $S + M > D$. In such a case the order of the data movement must be carefully planned. You may assume that $S < D$. Turn in an algorithm, datapath and control, the control word, MIE's and OE's. Your circuit will need a three-state buffer to be able to both read and write to the RAM. Do not worry about the sizes of the registers or RAM.
- (16 pts.) Design a circuit that determines how many times a user specified 8 bit value, called **key**, occurs in an $1k \times 8$ RAM. **key** is to be

read using a two-line handshake; your circuit is the passive consumer. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

13. **(16 pts.)** Design a circuit that records the number of times that it has seen an 8-bit, user specified value, **key**. The key will be shown to your circuit, at most, 16 times. The collection of keys is stored in a 1kx12 RAM. The RAM is larger than it needs to be because it is thought that in the future the number of keys will be increased. Each word of the RAM is organized as follows; The upper 8 bits hold the key and the lower 4 bits hold the "hit count", the number of times that this key has been seen. Your circuit should read in the key using a two-line handshake; your circuit is the passive consumer. Your circuit should then scan the RAM looking for a matching key; a match, if it exists, will only occur once in the RAM. If a match is found then increment the lower 4 bit and store the key and the incremented hit count back to RAM. You will need a tristate buffer in this design. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

14. **(36 pts.)** You are to construct a digital circuit to control access to an automated parking garage containing 828 parking spaces. Drivers pull up to the garages gate and insert their pass card into a card reader. The card reader sends the pass card id number to your digital circuit. If their pass card has a valid code then the gate opens. There is a pressure sensor just inside the entry way which sends a signal to your circuit whenever a significant load is present (over 150 lbs). The exit procedure is similar, the users have to insert their pass card into a card reader. Your digital circuit then raises the exit gate bar, a pressure sensor at the exit tells your circuit when it is OK to close the exit gate. See Figure 8.5.

The signal names are defined in the following table:




Figure 8.5: The layout of an automated garage.

Entrance gate	InGate	0 Close gate	1 Open gate
Entrance sensor	InSen	0 No weight	1 Weight present
Entrance REQ	InREQ	0 No card read data	1 Card reader has data
Entrance ACK	InACK	Circuit control	
Entrance ID	InID	Card ID	
Exit gate	OutGate	0 Close gate	1 Open gate
Exit sensor	OutSen	0 No weight	1 Weight present
Exit REQ	OutREQ	0 No card read data	1 Card reader has data
Exit ACK	OutACK	Circuit control	
Exit ID	OutID	Card ID	

The gate requires a logic 1 to start and to stay open. The sensor will generate a logic 1 while there is more than 150 lbs. on the sensor. Only close the gate when the rear wheels of the car activate the sensor (hope no unicycle use the garage). The entrance card reader will provide InID or OutID using a two-line handshake, where your circuit is the passive consumer. You may assume that, at any point in time, that only one car is entering or leaving the garage. That is, deal with only one direction at a time.

In addition to controlling access to the garage, your clients would also like to keep track of how many times a pass id has been used to gain access in-to and out-of the garage. The count will be checked and reset once a month. Cars pass into and out of the garage at most

4 times a day.

To implement this circuit use a *single* RAM. Each word of the RAM must be divided into three fields; ID, Ins and Outs corresponding to the pass-id number, number of times into the garage and number of times out of the garage respectively. Your digital circuit will first have to scan the ID fields looking for a match. If a match is found then either increment the Ins or Outs field then store this item back into the RAM. A major issue in this design is determining the sizes of the data items. Use the information in the word statement to make your design as space efficient as possible. Turn in; an algorithm the datapath and




Figure 8.6: The format of the RAM in the garage circuit problem.

control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

15. **(16 pts.)** Design a circuit that converts a 6 bit binary number into a 2 digit BCD representation. The circuit acquires a 6 bit number through a two-line handshake where your circuit is a passive consumer. Your circuit is then to convert this 6 bit number into 2 BCD digits and signals it completion via a DONE signal.

A number X can be converted from binary into BCD digits by iteratively checking that X is greater than 10, then subtracting 10 from X . Each subtraction should increment a tens digit counter.

Make sure to identify the size of all the signals in your datapath and the size of any register, counters, etc...

16. **(8 pts.)** Design a circuit that converts a 2 digit BCD number into a binary number. The circuit acquires the BCD digits through 2 read operations most significant digit first. Each read operation takes the form of a two-line handshake where your circuit is a passive consumer.

A 2 digit BCD number can be converted into binary by multiplying the most significant digit by 10 then adding it to the least significant BCD digit. A number can be multiplied by 10 using the shift-and-add technique presented on page ?? . Note, this task can be accomplished without using a single shift register. For example, the adder in Figure 8.7 generates the value of $9 \cdot X$ from a 4 bit register by adding X , shifted left by 3 bits, to X .




Figure 8.7: A simple circuit to compute $9 \cdot X$.

Make sure to identify the size of all the signals in your datapath and the size of any register, counters, etc...

17. **(36 pts.)** You are to construct a digital circuit that plays a game of roulette, allows betting and keeps track of total earnings. The roulette wheel has 8 slots, labeled 1...8. The player can play one of the numbers straight or play even or odd. The player starts with \$10. The layout of the machine is shown in Figure 8.8.

The sequence of events is as follows:

- (a) The circuit lights up the PICK LED. The player enters their




Figure 8.8: The layout of the roulette playing machine. The two 7 segment displays at the top are used for a variety of purposes.

guess; a number between 1-8, even or odd. While holding down their guess they press the roll button.

- (b) The circuit displays the picked number in the left most 7 segment display. The circuit lights up the BET LED. The player enters a one digit bet between 1 to 8. While holding down their bet they press the roll button.
- (c) The circuit displays the bet on the rightmost 7-segment display. The player pushes and holds down the roll button. The circuit increments a mod 8 counter while the roll button is depressed. It would be nice to display the current count value on right 7-seven segment display. Since the clock cycle is on the order of milliseconds, then the user would not be able to anticipate the roll.
- (d) The player releases the roll button. The final roll is displayed on the rightmost 7-segment display. The circuit stops incrementing the counter and checks to see if the final value matches the players guess. If the match is correct then light the WIN LED and


increment the players earnings. If the match is incorrect then light the LOOSE LED and decrement the players earnings.

- (e) The play hits the roll button to clear the roll information from the 7-segment displays.
- (f) The circuit displays the players earnings on the 7-segment display.
- (g) When the user pushes the roll button then goto step 1.

Set reasonable bounds on the maximum winnings. Values may be displayed in hexadecimal (you may assume that you have a hex to 7-segment display converter at your disposal). See page 33 for more information. Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

Algorithm

Datapath and Control



Note from the figure that we are allowing the user to acquire up to FF cash. Each hex digit of the users total cash will be displayed on its own 7-segment display.

Control Word

State	counter	guess	bet	cmux	bmux	cash	add/sub	ledmux	rmux	lmux
	00 hold	0 hold	0 hold	0 \$10	0 bet	0 hold	0 add	00 (pick)	00 cash	00 cash
	01 load	0 load	1 load	1 add/sub	1 betjj2	1 load	1 sub	01 (bet)	01 bet	01 guess
	10 up							10 (win)	10 count	10 blank
								11 (loose)	11 blank	
init	00	0	1	0	x	1	x	00	11	11
wg1	00	0	0	x	x	0	x	00	00	00
guess	00	1	0	x	x	0	x	00	11	01
wg2	00	0	0	x	x	0	x	00	11	01
wb1	00	0	0	x	x	0	x	01	11	01
bet	01	0	1	x	x	0	x	01	11	01
wb2	00	0	0	x	x	0	x	00	01	01
spin	10	0	0	x	x	0	x	00	10	01
load1	01	0	0	x	x	0	x	00	10	01
comp	00	0	0	x	x	0	x	00	10	01
win	00	0	0	1	1	1	0	10	10	01
loose	00	0	0	1	0	1	1	11	10	01
wn	00	0	0	x	x	0	x	00	00	00

MIEs and OEs

MIE

$$D_{init} = 0$$

$$D_{wg1} = Q_{wg1} * roll' + Q_{wn} * roll'$$

$$D_{guess} = Q_{wg1} * roll$$

$$D_{wg2} = Q_{guess} + Q_{wg2} * roll$$

$$D_{wb1} = Q_{wg2} * roll' + Q_{wb1} * roll$$

$$D_{bet} = Q_{wb1} * roll'$$

$$D_{wb2} = Q_{bet} + Q_{wb2} * roll'$$

$$D_{spin} = Q_{wb2} * roll + Q_{spin} * 8E' * roll + Q_{load1}$$

$$D_{load1} = Q_{spin} * 8E * roll$$

$$D_{comp} = Q_{spin} * roll'$$

$$D_{win} = Q_{comp} * GE$$

$$D_{loose} = Q_{comp} * GE'$$

$$D_{wn2} = Q_{wn} * roll + Q_{win} * roll + Q_{loose} * roll$$

OE

$$Q_{c1} = Q_{spin}$$

$$Z_{c0} = Q_{bet} + Q_{load1}$$

$$Z_{guess} = Q_{guess}$$

$$Z_{bet} = Q_{init} + Q_{bet}$$

$$Z_{cmux} = Q_{win} + Q_{loose}$$

$$Z_{bmux} = Q_{win}$$

$$Z_{cash} = Q_{init} + Q_{win} + Q_{loose}$$

$$Z_{addsub} = Q_{loose}$$

$$Z_{led1} = Q_{win} + Q_{loose}$$

$$Z_{led0} = Q_{wb1} + Q_{bet} + Q_{loose}$$

$$Z_{rseg1} = not(Q_{wg1} + Q_{wb2} + Q_{wn})$$

$$Z_{rseg0} = Q_{init, guess, wg2, wb1, bet, wb2}$$

$$Z_{lseg1} = Q_{init}$$

18. (20 pts.) Design a tone generator. The tone generator is a box with two buttons on it labeled "Up" and "Down" and a 1-bit output. At start-up the tone generator outputs a 440Hz square wave (clock-like signal). Every time that the Up button is pressed the tone generator should increase the frequency of the square wave by $\sqrt[12]{2} - 1.0 = 0.059463094 \approx 7/128$ of its current frequency. To determine the fraction $7/128$ of X , shift X left by 7-bits (dividing by 128)

then multiplying it by $4+2+1$. Every time that the down button is pressed your circuit should decrease the frequency by $7/128$ of its current value. You must assume that the master clock frequency of the circuit is 4Mhz. Turn in any relevant calculations, algorithm, datapath and control, control word, MIE's, OE's and the maximum tone frequency of your circuit.

Chapter 9

1. **(8 pts.)** Design a digital circuit to debounce a pushbutton. Your circuit will have one input X (see Figure ??) and one (debounced) output Z . Your circuit will run off a 1MHz clock. The signal bouncing lasts at most 10mS. You are to take 16 samples over a 10mS interval. If all the samples agree then Z should equal the unanimous values. If the samples disagree with one another (as they will during a bounce) then Z should remain unchanged (stay at its previous value). That is, the output of the debouncer should not change until there is compelling evidence to in the form of complete and consistent disagreement to the current output.
2. **(16 pts.)** Design a digital circuit to keep track of the number of net detents turned through on a rotary encoder. The circuit is to add CW rotation and subtract CCW rotations. The count value saturates at -128 or +127 as described in the 4-bit saturation adder on page 39.

Nomenclature:	Encoder counter
Data Input:	none
Data Output:	8-bit 2's complement
Control:	none
Status:	1-bit busy
Physical Input:	rotary encoder knob
Physical Output:	none
Others:	
Behavior:	When the knob is turn from one detent to the next in a CW direction the output should count up by 1. When the knob is moved through a full detent in the CCW direction the count should go down by 1. While the encoder is between detents the busy output should equal 1.

Show your datapath and control, define the CW and write the binary control word for each state.

3. **(8 pts.)** Build a circuit which outputs the control sequence to a stepper motor.
4. **(32 pts.)** Build a digital stopwatch.

Nomenclature:	Stopwatch
Data Input:	none
Data Output:	3 7-bit 7-segment values (unit, ten, min)
Control:	left, right
Status:	1-bit BLINK
Physical Input:	none
Physical Output:	none
Others:	
Behavior:	Keep track of elapsed time.

The stopwatch will have 2 bits of input provided by the push buttons called left and right. Your circuit will also have as input a 12Mhz (12×10^6 hz) clock signal. The output of the stop watch will be displayed on three seven segment displays. Two displays will show seconds and one will show minutes. The signal BLINK is connected to an LED (or to the 7-segment display decimal points) to indicate when the main TIMER is running. The overall architecture of the stopwatch is shown in Figure 9.1.

From Figure 9.1 it can be seen that TIMERS value is sent through a register called Currently Stored Time. This allows the TIMER to run independent of the displayed time. This is useful for example, when a runner wants to know how long a particular lap took to complete without loosing track of the total time to run all the laps. This is typically called the lap state of a stopwatch. From the users perspective the stopwatch will have four additional states. stop, run, pause and reset. Each state defines the behavior of the TIMER, BLINK and Currently Store Time as described in the following table

STATE	TIMER	Currently Stored Time	BLINK
STOP	stopped	hold	off
RUN	running	load	blink
LAP	running	hold	blink
PAUSE	stop	hold	off
RESET	reset to 0	reset to 0	off




Figure 9.1: The high level architecture of the stopwatch.

The user moves between the states by pressing the buttons as shown in Figure 9.2. button while in each of the five states. Please note, while similar to the final state diagram, the state diagram shown in Figure 9.2 will not work in the final circuit because the user will probably hold down the buttons for more than a single clock cycles. See page ?? for more details.

There are some major datapath elements which must be addressed before the design is complete. the following are some suggestions to focus your thinking.

- Generate a 1 Hz signal to feed into the timer counters and the BLINK signal.
- Build a mod 10 counter for unit second and minute.
- Build a mod 6 counter for the tens of second counter.
- Use control signals to tell the counter when to count up. Do not AND together control signals with the clock.

Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.




Figure 9.2: The users view of the stopwatch FSM.

5. **(32 pts.)** Create a circuit that displays a fancy light pattern that is "programmed" in by the user and then displayed automatically by the digital circuit. The fancy lights circuit has an 8-bit data output on which are arranged 8 active high LEDs. The circuit also has two 7-bit outputs directed to 7-segment displays. In addition, the circuit has an 8-bit DIP switch and 2 push buttons labeled EVENT and MODE. There are two modes that the circuit operates in, program and recall.

In program mode an LED lights up when its corresponding DIP switch is set to 1. The 7-segment displays show the number of patterns stored (out of a maximum of 256) in hexadecimal. Initially the hex displays will read 00. When the user is satisfied with a particular arrangements of DIPs/LEDs they press the EVENT button. The DIP switch value is stored in a RAM and the number of stored patterns is incremented. The user continues setting DIP switches and pressing the EVENT button, creating a sequence of stored patterns. When the user wants to stop entering patterns they press the MODE button and the digital circuit enters the recall mode.

In recall mode the digital circuit cycles through the patterns stored during the program mode. The circuit should not cycle through any unused patterns. The speed of the light animation can be changed by pressing the EVENT button. The speed should cycle between 1 of 4 different values (1hz, 2hz, 4hz, and 8 hz).

You will need to make sure to include wait states in the FSM in order to allow the user to remove their finger from the button before completing

a state transition.

Turn in; an algorithm the datapath and control unit, the control word table, the memory input equations, and output equations. The control unit is to be implemented using a ones hot encoding.

6. **(32 pts.)** Build a sound manipulator using the stereo codec available on the XESS corporation's XS40 or XSA-100 boards. A stereo codec is a digital devices which manipulates analog stereo audio waveforms. A stereo audio signal is composed of a left and right channel, meaning that the left and right speakers (headphones) can produce different sounds. When done well the resulting effect is that of an actual live musical performance. The codec can convert between a stereo audio signal and a stream of 20-bit 2's complement values representing the amplitude of the left or right channel. The codec performs 44K such conversions per second.

In order to understand what is meant by the amplitude of the sound you first must understand how sound is created by a speaker. A speaker is a 2-wire device whose main parts are the cone, diaphragm and electromagnet as shown in Figure 9.3. The fundamental operation of a speaker is straight forward. A voltage applied across the speaker leads causes the electromagnet at the rear of the speaker to move the cone. Since the cone is connected to the diaphragm then it moves. The mounting plate provides a solid mounting point for the diaphragm as well as a point of attachment for the speaker.




Figure 9.3: The main parts of a speaker.

A speaker converts electrical energy into sound as follows. When a positive voltage is applied across the speaker leads the cone mechanically pushes the diaphragm out causing the air molecules in front of the speaker to have a high air pressure. When a negative voltage is applied across the leads of the speaker then the cone pulls the diaphragm

inwards causing the air molecules in front of the speaker to have a low pressure. Now imagine putting a 440Hz sine wave across the leads of the speaker. The cone would be pushed and pulled in and out 440 times a second, creating pressure waves at 440Hz, a perfect A note. Note, a note created by a single sine wave is called a pure tone.

The codec can be thought of as digitizing the position of the speaker's cone. The codec assigns the resting state of the speaker the value of 0 (or 0x00000 in 20-bit 2's complement). The maximum extent of the cone movement (+3V) is represented as 524,287 (or 0x7FFFF). The minimum deflection of the cone (-3V) is represented -524,288 (or 0x80000). The term codec is a combination of two words, COder and DECoder. This means that the codec is capable of coding an audio signal into 20-bit 2's complement number and of simultaneously decoding 20-bit 2's complement numbers into a pair of audio signals. The processing of coding an analog signal into a digital value is referred to as Analog to Digital Conversion or ADC for short. Likewise, the processing of decoding a digital value into an analog signal is referred to as Digital to Analog Conversion or DAC for short. To make working with the actual hardware codec easier you can obtain a firmware codec interface from your professor or from the XESS web site. Figure 9.4 shows the codec_intfc consisting of hardware and firmware building blocks.




Figure 9.4: A schematic showing the relationship between the stereo codec, the Xilinx FPGA, the codec_intfc and your digital circuit.

The firmware codec contains four 20-bit shift registers which perform serial to parallel and parallel to serial conversion. If the hardware codec

used parallel communication it would require at least 80 pins for its left and right channel and data input and output. In order to minimize the pin count of the chip the designers of the codec decided that all data transfers to/from the codec should be serial. While decreasing the pin count this decision increases the amount of time required to fetch and store data from/to the codec. The hardware and firmware codecs communicate to one another using the 5 signals shown. No further mention of these signals will be made. Of particular interest to you should any signal which crosses the boundary of the codec_intf component. These signals are outlines in the description below.

Nomenclature:	codec_intf
Data Input:	input left, input right 20-bit 2's complement
Data Output:	output left, output right 20-bit 2's complement
Control:	lrsel, rd, wr
Status:	radc_rdy, ladc_rdy, rdac_rdy, ldac_rdy
Physical Input:	stereo audio input signal
Physical Output:	stereo audio output signal
Others:	none
Behavior:	<div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>LEFT</p> <p>ADC</p> </div> <div style="text-align: center;"> <p>RIGHT</p> </div> </div> <hr style="border-top: 1px dashed black;"/> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>LEFT</p> <p>DAC</p> </div> <div style="text-align: center;"> <p>RIGHT</p> </div> </div>

The behavior of the stereo codec is driven by the four status signals radc_rdy (Right ADC ReaDY), ldac_rdy (Left DAC ReaDY) etc. These status signals describe the state of four independent FSM inside the firmware codec. For example, to generate a pure tone, the user would create a piece of hardware to monitor the ldac_rdy and rdac_rdy signals. When either went high the user would assert a 20-bit value onto the corresponding output_left or output_right channel and then assert the corresponding value on lrsel and then drive the write signal high. One clock cycle latter the firmware codec will have latched the value and consequently will lower the ldac_rdy and rdac_rdy signal. In order to read a digitized sound the user would create a piece of

hardware to monitor the `ladc_rdy` and `radc_rdy` signals. When either went high the user would read the 20-bit value from the corresponding `input_left` or `input_right` channel. Then the circuit would select the corresponding value on `lrsel` signal and then drive the read signal high. One clock cycle latter then firmware codec will have lowered the `ladc_rdy` and `radc_rdy` signal.

There are a variety of projects that can be realized using the stereo codec. Several are listed below.

- (a) Toggle between fade in and fade out on successive button presses.
- (b) Change output resolution from among 4 ranges (20,16,12,8)-bit based on two DIP switches. That is, pass only the x most significant bits of the input to the output; where x is defined in the list above. Set the remaining $20-x$ bits of the output to zero.
- (c) Change DC-offset of sound data by 2^{17} , 2^{18} , 2^{19} , -2^{18} based on two DIP switches. Make sure to use saturation addition, that is do not let the result of your addition (or subtraction) roll over from a positive number to a negative number (or vice versa).
- (d) Amplify (multiply) all signals by 0.25, 1.0, 1.5, 3.0 based on two DIP switches. Again, make sure to use a saturation adder.
- (e) Amplify a signal based on its rate of change. Use the following table as a rough guideline for the multiplicative factors; specifically use values which give close values for the frequencies but which work nicely in hardware. Again make sure to use a saturation adder.

Frequency	Amplification
0-50	0.125
50-100	0.25
100-200	0.5
200-300	1.0
400-800	2.0
800-1600	4.0
1600-3200	8.0
3200-6400	16.0

- (f) Record the peak-to-peak amplitude of the audio waveform on the bar LED.
- (g) Generate a square wave at 400 or 800Hz. The frequency is selectable with a DIP switch. The waveform should have a large amplitude.

- (h) Multiple the digitized audio waveform values by a time varying function called \mathcal{F} . \mathcal{F} should be a low frequency signal (around 1 to 4 Hz) whose value varies periodically between 0 and 1.