


to Check your Verilog code you will not it made a test bench. A test bench is verilog module constructed to apply impots to a Verilog module called the unit under test (vot).


The testberich has 2 main parts

- · model instantation
- · Stimulus vector definition



You the similate the testbench to check your Verlog code.

The simplation will generate a timing diagram A timing diagram is a plot of logic level us time



| | 1 | | | | | | F | = (| a'b t | 610 |
|-----|---|---|---|---|----|---|---|-----|-------|-------|
| _A | B | C | F | 6 | | | | | | 1 120 |
| 0 | 0 | 0 | 0 | 1 | | | 6 | 1 | a (+) | NC |
| 0 | 0 | 1 | i | 0 | | | | | | |
| 0 | 1 | 0 | i | 1 | | | | | | |
| 0 | 1 | 1 | 1 | 0 | >- | * | | | | |
| 1 | U | 0 | 0 | 0 | | | | | | |
| - 1 | 0 | 1 | 1 | 1 | | | | | | |
| (| 1 | 0 | 0 | 0 | | | | | | |
| 1 | 1 | 1 | 1 | 1 | | | | | | |

