


\* When analyzing combinations of sequential & combinational logic

- ① Look at reset signal & reset output of any sequential element to  $\vec{0}$ .
- ② After clk  $\uparrow$  edge allow sequential element outputs to propagate through combinational elements. Stop @ sequential inputs.
- ③ At clk  $\uparrow$  edge allow sequential devices to update their state.
- ④ Identify combinational & sequential elements



I'll never give you combinational logic circuits that have unpredictable outputs.

ex. of a race



Do timing diagrams from workbook on a handout

# Example #1



# Example #2

