

Ryan Laur
Benjamin Wheeler
2/21/2022

Report – Lab 1

Figure 1 - FSMD 1-Process Modelsim, showing no errors	2
Figure 2 - FSMD 2-Process Modelsim, showing no errors	2
Figure 3 - FSM + D Modelsim, showing no errors.....	3
Figure 4 - FSM 1-Process Quartus, showing no errors.....	3
Figure 5 - FSM 2-Process Quartus, showing no errors.....	3
Figure 6 - FSM + D Quartus, showing no errors.....	4
Figure 7 - Datapath Schematic.....	5

Figure 1 - FSM 1-Process Modelsim, showing no errors




Figure 2 - FSM 2-Process Modelsim, showing no errors




Figure 3 - FSM + D Modelsim, showing no errors




Figure 4 - FSM 1-Process Quartus, showing no errors

```

Type ID Message
> 1 Running Quartus Prime Analysis & Synthesis
> 1 Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
> 1 20030 Parallel compilation is enabled and will use 4 of the 4 processors detected
> 1 12021 Found 1 design units, including 1 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/fsm.v
> 1 12021 Found 8 design units, including 8 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/datapath.v
> 1 12021 Found 4 design units, including 4 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/assrted_bit_count.v
> 1 12127 Elaborating entity "assrted_bit_count" for the top level hierarchy
> 1 12128 Elaborating entity "assrted_bit_count_fsmd_ip" for hierarchy "assrted_bit_count_fsmd_ip:top"
> 1 286030 Timing-Driven Synthesis is running
> 1 16010 Generating hard_block partition "hard_block:auto_generated_inst"
> 1 21057 Implemented 151 device resources after synthesis - the final resource count might be different
> 1 Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

```

Figure 5 - FSM 2-Process Quartus, showing no errors

```

Type ID Message
> 1 Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
> 1 20030 Parallel compilation is enabled and will use 4 of the 4 processors detected
> 1 12021 Found 1 design units, including 1 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/fsm.v
> 1 12021 Found 8 design units, including 8 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/datapath.v
> 1 12021 Found 4 design units, including 4 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/assrted_bit_count.v
> 1 12127 Elaborating entity "assrted_bit_count" for the top level hierarchy
> 1 12128 Elaborating entity "assrted_bit_count_fsmd_2p" for hierarchy "assrted_bit_count_fsmd_2p:top"
> 1 286030 Timing-Driven Synthesis is running
> 1 144001 Generated suppressed messages file c:/reconfig2_quartus/labs/lab1/output_files/lab1.map.msg
> 1 16010 Generating hard_block partition "hard_block:auto_generated_inst"
> 1 21057 Implemented 147 device resources after synthesis - the final resource count might be different
> 1 Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

```

Figure 6 - FSM + D Quartus, showing no errors

Type	ID	Message
	20030	Parallel compilation is enabled and will use 4 of the 4 processors detected
> 1	12021	Found 1 design units, including 1 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/fsm.sv
> 1	12021	Found 8 design units, including 8 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/datapath.sv
> 1	12021	Found 4 design units, including 4 entities, in source file /reconfig2/labs/reconfigurable-computing-2/lab1/assorted_bit_count.sv
1	12127	Elaborating entity "assorted_bit_count" for the top level hierarchy
1	12128	Elaborating entity "assorted_bit_count_fsm_plus_d" for hierarchy "assorted_bit_count_fsm_plus_d:top"
1	12128	Elaborating entity "fsm" for hierarchy "assorted_bit_count_fsm_plus_d:top fsm:CONTROLLER"
1	12128	Elaborating entity "datapath" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH"
1	12128	Elaborating entity "datapath_str" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top"
1	12128	Elaborating entity "mux2x1" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top mux2x1:MUX_N"
1	12128	Elaborating entity "register" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top register:N_REG"
1	12128	Elaborating entity "add" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top add:SUB_ONE"
1	12128	Elaborating entity "and_gate" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top and_gate:N_AND"
1	12128	Elaborating entity "eq" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top eq:EQ"
1	12128	Elaborating entity "mux2x1" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top mux2x1:CNT_MUX"
1	12128	Elaborating entity "register" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top register:CNT_REG"
1	12128	Elaborating entity "add" for hierarchy "assorted_bit_count_fsm_plus_d:top datapath:DATAPATH datapath_str:top add:CNT_ADD"
1	286030	Timing-Driven synthesis is running
> 1	16010	Generating hard_block partition "hard_block:auto_generated_inst"
> 1	21057	Implemented 134 device resources after synthesis - the final resource count might be different
> 1		Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

Figure 7 - Datapath Schematic

