13-08-2014

# OMBINATIONAL LOGIC

There are two types of digital logic circuits.

- (i) combinational circuit
- ui) sequential circuit

combinational circuits	sequential circuit
* olp depends on present ilps.	* olp depends on present ilp's 4 past olp's.
* Contains no internal memory	* contains internal memor
* It consists of logic gates	*It consists of logic
	gates 4 memory element
* Block diagram.	* Block diagram
*	ile Comphinational
n-ile combinations m-ole variables	seed back
- circuit ->	element element
	la la companya de la

of a combinational circuit: procedure Design step :- From the specifications of the circuit, determine the required number of i/o and te a symbol to each. assign. Step 2: Derive the truth table that defines the relation blw ilp's 4 olp's. required the simplified boolean functions for step 3: Obtain a function of the ilp variables. each op as Step 4: Draw the logic diagram and verify correctness of the design.

\* code converters:

\* construct 4-bit binary to gray code converter

4-bit Binary to gray code converter converts

4-bit binary to 4 bit Gray code.


B[3:0] 4-bit Binary to Gray code converter

 $B[3:0] \longrightarrow 4-bit Binary number$   $B = B_3 B_1 B_1 B_0$   $G[3:0] \longrightarrow 4-bit Gray number$   $G = G_3 G_2 G_1 G_0$ 


Truth Table :-

-	ilb (Binary)					-	OIP (	GIVO	(B)
	B <sub>3</sub>	Ba	8,	Bo		G <sub>3</sub>	Ga	G,	Go
0	0	0	0	0	Y-10-	- 0	0	0	0
1	-0	0	0	1	-	0	0	0	1
2	0	0	1	0		0	0	t	1
3	0	0	1	1		0	0	1	0
4	0	1	0	0	-	_ c	) [	. 1	0
2	0	1	0	. 1	-		) (	. 1	1
6	0	1	1	0	erroren,	c	1	0	1
8	C	, ,	١	1	ph/1000/1000	_ 0	1	0	0
8	1	(	)	0	<b>5</b> –	1	1	0	0
9	ı		0	0	-		t t	0	1
0	1		0	1	0 -	-	1 - 1	1	1
1			0	1	1		1 1	1	0
2		1	ι	0	0 -		1 0	t	0
3	,	ι.	1	0	1 -		1 0	t	1
4		1	1	1	0 -	-	1 0	0	1
5		t	1	. 1	1-		1 0	0	0


but In Gray numbers, 1's are minterms, o's are Maxterms,







\* Gray to Binary converter;



Truth table:


1 ilp (Gray)	olo (Binary)		
( G13 G12 G1 G10	B3 B7 B' B		
0000	000/0		
0001	0001		
00/10	0 9/10		
00/0	0611		
0116	0/100		
0111	\$ 101		
0101	16 110		
0100	1211		
1100/	1/000		
1104	1901		
111/1	10/10		
11/10	101		
1010	1100		
1011	110		
1001	1110		
1000	1 1 1 1 1		

	63	GL	G,	Go	B2 B2 B, B0
0	0	0	0	0	0000
1	0	0	0	1	0001
2	0	0	t	0	0011
3	0	0	1	1	0010
4	0	1	0	0	0111
5	0	1	0	ĵ	0110
6	0	1	1	0	0100
7	0	ŧ	1	1	0101
8	1	0	0	0	1 1 1 1
9	1	0	0	1	1 110
10	1	0	t	0	1 100
u	1	0	ţ	1	1101
12	1	1	0	0	1000
13	)	1	٥	1	1001
14	1	1	1	0	1011
15	1	t	t	1	1010

FOY B, :-

FOY By:-


logic circuit:



83	g,	B,	Bo	E3	€"	E,	ED
0	0	0	0	0	0	ŧ	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	Φ	٥	0	0	ı	1	1
0	1	0	ţ	- 1	0	0	O
0	1	t	O	1	0	0	1
0	1	(	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

ilp (BCD) olp (ExCESS-8)

BCD numbers are 0-9 in consider 10-15 as donit cares.



Binary to BCD convertor:

for 10-15 no.'s 3 MSB's are 0's.

... negled 3 MSB's.

Truth table:

(Binary)	OP (BCD)
B3 B2 B1 B0	D4 0 0, D, D
0000	0 0 0 0 0
0001	00001
0010	00010
0011	00011
0100	0 0 100
0101	0 0 1 01
0110	0 0 1 1 0
0 0 11	0 0 1 1 1
1 000	0 1000
1001	0 10.01
1010	10,000
1011	10001
1100	10010
1101	10011
1110	10100
(1 ( )	10101

SCD to Binary convertor:

inp	input (BCD)					( 6	in	Buc
D4 1	03	D2	D	Do	B <sub>3</sub>	B,	8,	Bo.
0	0	0	0	0	0	0	0	0
0	D	0	0	1	0	0	0	1
0	0	0	١	0	0	0	ı	0
0	0	0	1	1	0	C	1	1
0	0	(	0	0	10	1	t	0
0	0		0	1	10	)	1 (	0 1
0	0		1	•	10	2	t	1 0


D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>, D<sub>4</sub>, D<sub>6</sub>, B<sub>5</sub>, B<sub>6</sub>, B<sub>6</sub>,

ADDERS: - Adders is a digital circuit which performs addition operations.

1. Half Adders:

The logge circuit which performs addition of 26th is called a "Half Adder". It contains two Gnary i'p (Augend & Addend) and two Binary olp (Sum & carry).

Block diagram :-



Truth table:

€/6	2'0	olp's			
Α	B	sum	Carry		
0	0	0	0		
0	1	1	0		
T.	0	1	0		
1	١	0	1		

K-Map simplification:

FOY Sum:




YB & B

: Sum = AB+AB

.. carry = AB

= A BB


logic circuit:



2. Full Adder :-

Full Adder is a combinational circuits that forms the anthomeric sum of 3 binput bits. It consists of 3 lip's 4 2 olp, the third input is a Cin which represents the carry from the previous significant position.

### Block diagram:




### Truth table:

	:10,3	5	olp's		
A	B	C	Sum	carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	11	0	
1	0	1	0	1	
1	1	0	0	1	
1	1	1	1	1	

### \* K-Map simplifications:

For sum



: SWM = ABC + ABC + ABC + ABC


= A(Bc+Bc)+ A(Bc+Bc)

 $= \overline{A}(B \oplus c) + A(\overline{B \oplus c})$ 

(: xy+xy= x@x


= ABBBC

For carry





.. Carry = AB+ Bc+ AC.


### logic circuit:



Note: A full adder can also be implemented by using two half-adders and 1 or gate.







\* <u>Subtractors</u>:- Subtractor is a digital circuit which performs subtraction operations.

### 1. Half Subtractor :-

emotropy and the contraction of the contraction of

### Block diagram:

Truth table !-

the	2'0	Ole	2'0
Α	В	Diff.	Βοττοω
0	0	0	0
0	,	1	t
1	0	1	0
1	1 .	0	0


### K-Map Simplification:




Diff. = AB + AB



: Borrow = AB






### 2. Full Subtractor :-

Full Subtractor is a combinational circuit which performs Subtraction of 2 binary bits by considering borrow of the previous stage. It has


3 inputs and 2 outputs.

#### Block diagram:




Truth table :-


	ilp's		0	29
A	В	B:N	Diff	Bout
0	0	0	0	0
0	0	1	. 1	1
0	١	٥	1	i
0	1	1	0	1
1	0	0	1	0
1	0	11	0	0
1	1	0	0	0
t	1	11	t	1







Parallel adder / subtractor (or) Binary adder / subtractor:



Eig: 4-bit parallel adder/subtractor.
where M-controlling input.


= A+B.

: (i.e) This circuit act as adder.

If M=1 then output =  $A_3A_2A_1A_6+\overline{B_3}\overline{B_2}\overline{B_1}\overline{B_6}+C_{10}$  (:  $A\otimes 1=\overline{A}$ )  $=A_3A_2A_1A_6+\overline{B_3}\overline{B_3}\overline{B_6}\overline{B_6}+1$  (:  $M=1\Rightarrow C_{00}x_{01}$ )

= A-B

: (i.e) this circuit act as subtractor.



### Look ahead carry generator:


\* The Sum and carry outputs of any stage of n-bit parallel adder cannot be produced until the input carry occurs. This leads to time delay in addition Process. This delay is known as "carry propagation delay."

\* LACG is used to eliminate the carry delay.

\* LAC addition uses two functions.

- (i) carry generate (Gi)
- (ii) carry propagate (P;)

C<sub>2</sub> C<sub>1</sub> C<sub>0</sub>
A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>
+ B<sub>2</sub> B<sub>1</sub> B<sub>0</sub>
C<sub>3</sub> S<sub>2</sub> S<sub>1</sub> S<sub>0</sub>



Eig: FA using 2 Ha's and OR gate with P&G shown

 $P_i = A_i \oplus B_i$ 

Gir = AiBi

using P4G, Sum 4 carry can be expressed as

S; = P; + C;

C ;+1 = G; + (P:C1)

.. co = i/p carry.


C1 = G0 + P0. C0

 $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0)$ 


= G1 + P1. G10 + P1P0C0

From the above boolean equations (Expressions) it can be seen that  $C_1$ ,  $C_2$ ,  $C_3$  propagate at the same time and depends only on  $C_0$ .

3-bit look ahead carry generator logic gen diagram:



### 4-bit adder with carry look ahead:



22

\* BCD adder | Decimal adder :-

- \* The digital systems handles the decimal no., in the form of BCD number.
- \* A BCD adder is a circuit that adds two BCD digits and produces a Sum digit also in BCD.
  - \* TO implement BCD adder we required,
    - (i) 4-bit binary adder for initial Addition.
    - (ii) logic circuit to detect Sum is greater then 9 (or) not
    - (iii) I more 4-bit binary adder to add (0110)



to the sum if sum is >9 or carry is 1. 12

Truth toble to implement legic circuit to detect sum

is >9 or not:


		1	IP'	2	OF
	S <sub>3</sub>				Y
	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
1	0	1	0	0	0
1	0	1	0	t	0
	0	l	1	0	0
1	0	t	t	1	0
	1	0	0	0	0
	t	0	0	1	0
1	t	0	1	0	1
1	t-	0	1	1	1
	1	t	0	0	1
	1	1	0	į.	1
	1	1	1	0	1
	1	1	t	1	1


ole is 'i' when ile is >9.


K-map simplification:-

\$\frac{40}{5}\frac{1}{

. Y = S3S2+ S3S1








Magnitude comparator (Digital comparator):

a special combinational 29 rotorogwoo \* primarily circuit designed compare the 9vixol97 to numbers. magnitudes of two Binary

numbers, A 4 B are inputs two n - bit \* It receives produces 3 outputs A>B, A<B, A=B.

Design e-bit comparator using logic gates.

2-bit comparator compares 2, 2-bit binary numbers.



A. B are 2 ba Binary numbers.

Truth table:

	1/p's				olp's	
A,	Ao	B	Bo	A=B	A>B	ALB
10	0	10	0	t	0	0
10		10	0 1	0	0	1
1	0 0		10	0	0	1
1	0 0	1	1 1	0	0	1
1	0	1	00	0	1	0
	0	1	0 1	1	0	0
6	0	1	10	0	0	1
4	0	1	1 1	0	0	1
8	1	0	00	0	1	0
9	1	0	0 1	0	1	0
10	. 1	0	10	1 /	0	0
11	1	0	1 1	10	0	1
12	1	1	0 0	10	1	0
13	. 1	1	0	1 /0	) 1	0
1.4	1	ι.	110	0 10	1 6	0
15	1	1	1	1	1 0	0

(A=B) = &m(0,5,10,15) (A>B) = &m(4,8,9,12,13,44)

(ALB) = &m (1,2,3,6,7,11)

K-map simplification:

FOY A=B :-

(A=B) = &m(0,5,10,15)

A, A/B	B000	01	11	10
00	0			
01		1		
11			0	
10				0

(A=B) = A, AOB, BO + A, AOB, BO + AAOB, BO + A, AOB, BO  $= \overline{A_0}\overline{B_0}(\overline{A_1}\overline{B_1} + A_1B_1) + A_0B_0(\overline{A_1}\overline{B_1} + A_1B_1)$ = (A,B,+A,B,)(AoBo+AoBo).

28

: (A=B)=(A,OB,XA,OB)

FOX (AKB):-

A, A/BBO

FOY (A>B) :-

(A>B) = Em(4,8,9,12,13,14)

4/8ª	00	01	t t	10
00	e			-
01	1.			6
11	0.	1		C
10	U.	J.		10

01 10


(A<B) = &m(1,2,3,6,7,11)

 $(A>B) = A_1 \overline{B}_1 + \overline{B}_1 \overline{B}_0 A_0 + A_1 A_0 \overline{B}_0$ 

(ALB) = A,B, + B,A,A,+ B,B,A, : (A<B) = A,B, + A, AOBO + AOBIBO

. (A>B) = A,B, + A,A,B, + A,B,B,

Logic circuit:



\* Decoder: A Decoder is a multiple input, multiple ofp circuit, which converts coded inputs into coded outputs, where the 1/0 for codes are differents.

\* The ile code generally has fewer bits than them ole codes.

logic diagram:





Fig: General Structure of Decoder

(1) 2-to-4 (2:4) Binary Decoder:

Block diagram:




Truth table:

	ilp'	2		OLD	.2	
EN	Α	В	Yo	٧,	y <sub>2</sub>	73
0	X	×	0	0	0	0
1	0	0	1	0	0	0
1	0	-1	0	t	0	0
i	1	0	0	0	ŧ	0
1	1	1	0	0	0	1

(: enable tip is o' then there is no ips.)


from the above truth table,  $Y_0 = \overline{AB}$ ,  $Y_1 = \overline{AB}$  (: K-map  $Y_2 = A\overline{B}$ ,  $Y_3 = A\overline{B}$  Simplifies to

logic diagram:



(ii) 3-to-8 (3:8) Binary decoder:

Block diagram:




Truth table:


	i	le's						olp	2			
EN	Α	В	C	Yo	Y,	Υ.	2	43	Y4	75	46	Y
0	×	X	×	0	0	0	12.	0	0	0	0	0
ľ	0	0	0	ı	0		)	0	0	0	0	0
t	0	0	t	0	t	C	)	0	0	0	0	0
ı	0	1	0	0	0	1	١	0	0	0	0	0
1	0	t	1	0	C	0	0	1	0	0	0	0
1	1	0	0	0	(	0	0	0	t	0	0	0
1	١	0	7	0		0	0	0	0	1	0	0
1	1	,	D	0	. ,	0	0	0	0	0	1	٥
1	1	1	1	10		0	0	0	C	0	0	1
	-			1			5					


From the above truth table ( using k-map simplification)  $Y_0 = \overline{ABC}$  ,  $Y_1 = \overline{ABC}$  ,  $Y_2 = \overline{ABC}$  ,  $Y_3 = \overline{ABC}$ 

Yu = ART YET AR WEART WAR

30








using Binary EXPYESSIONS Boolean Realization of decoder and enternal logic combination 40 Emplement single or gates pe meg multiple output functions. generates minterms for input decoder

1, 2:4 decoders.

34

variables. logically ORing specified minterns Thus we can implement the given function.



pecimal	10	olp						1				
	B	3 B2	B	Bo	0	P	c	a	e	4	3	
0	0	0	c	0 0	1	t	1	1	1	1	0	1
	0	0	c	) 1	0	1	1	0	0	0	0	
2	0	0	1	0	١	1	0	١	١	0	1	-
3	0	0	)	1	1	1.	1	1	0	0	1	Ξ
4	0	t	0	0	0	1	1	0	0	t	ı	1-1
5	0	1	0	1	10	0	1	١	0	١	١	5
6	0	1	١	0	1 0	0	1	1	١	١	1	E
7	0	Î	r.	1	1	1	1	0	0	0	0	7
8	t	0	0	0	1	1	1	1	1	1	1	3
9	81 3	0	0	1	1	1	1	10		ı	,	

Truth table of common cathodo 7-segment display decoder

### K-Map Simplification

B3B/8180 8	ã,	BIRO	8,60	6, 60
£3 & 00	J		ſ	向
R3 R2 01		T	1)	1
B382 11 5	4	X	x	X
B B 10	1	1	X	1×1

.. a = B3 + B2B0 + B1 + B2B0

Similarly. 6 = c = d =

f =

9 =

### \* ENCODER :-

An encoder is a digital circuit that performs the inverse operation of the decoder. It has  $^2$  (in) fewer) input lines and in output lines. The old lines generate the binary code corresponding to the ilp value.

### Block diagram:





Fig: General Structure of Encoder.

## Octal to Binary Encoder: (8-to-3) (8:3 Encoder)


→ It has 8 inputs. (i.e) I for each octal digit and 3 olp's that generate the corresponding Binary cate.

→ In Encoders it is assumed that only one ill has a value of 'I' at any given time, otherwise the circuit to meaningless.

Block diagram:




38



 $A = D_4 + D_5 + D_6 + D_4$   $B = D_2 + D_3 + D_6 + D_4$   $C = D_1 + D_3 + D_5 + D_4$ 


#### logic diagram:



### \* Priority Encoder: (4-bit priority encoder)


encoder circuit Priority 29 function. In priority that includes the priority i or large equal to ! wore the 11p having the highest time, at the Same precedance. will take Priority


### Truth table:




 $\rightarrow$  D<sub>3</sub> ilp has highest priority and D<sub>6</sub> ilp has  $\rightarrow$  D<sub>3</sub> ilp is high, regardless of lowest priority, when D<sub>3</sub> ilp is high, regardless of other ilp in output is 11.  $\rightarrow$  V is a valid bit indicator, that is set to in when 10 i more ilp's are equal to 1.

### k-map simplifications:






.: Yo = D3 + D, D2




40

 $V = D_0 + D_1 + D_2 + D_3$ 










Truth table:


		ilp	2	ole:		
	EN	S,	So	Y		
	0	×	×	×		
	1	0	0	Do	I	
	1	0	1	DI		
	1	1	0	02		
*	1	1	1	03		


: Y = D. 3, 3, + D, 3, So + D, S, 5 + D3. S, So





Soft Block diagram of lext mux: 41,2×21MUX














Ex: Implement  $F(A_1B_1,C_1D) = TIM(O_1I_1^2_1I_1,G_1^2_1I_2I_1I_1)$  using 8X1 MUX.

301:  $F(A_1B_1,C_1D) = TIM(O_1I_1^2_1I_1G_1^2_1I_2I_1I_1)$ .

Considering 'A' as data if  $P \neq B_1C_1D$  as selection if  $P_1^2$ .

Considering 'A' as data of minterms. Maxterms are earn Here instead of minterms. Maxterms are Specified. Thus we have to circle Maxterms which are not included in the boolean function.

 $F(A_1B,c_1D) = \pi M(o_11_12_1U_16_1,0_1(2_1U_1) = \leq m(3,5,4,8,10_1(1,13,15))$   $\frac{\text{implementation table:}}{A \circ o_0} \frac{A \circ o_0}{o_1} \frac{o_1o_1}{o_1o_1} \frac{100_1}{o_1o_1} \frac{110_1}{o_1o_1} \frac{111_1}{o_1o_1}$   $A \circ o_0 \circ o_1 \circ o_0 \circ o_0 \frac{o_1o_1}{o_1o_1} \circ o_0 \circ o_$ 

8 9 6 0 12 3 14 6

