



13-08-2014

UNIT-II

COMBINATIONAL LOGIC

There are two types of digital logic circuits.

- i) Combinational circuit.
- ii) Sequential circuit.

Combinational circuits	Sequential circuit
* o/p depends on present i/p's.	* o/p depends on present i/p's & past o/p's.
* Contains no internal memory	* contains internal memory
* It consists of logic gates	* It consists of logic gates & memory elements.
* Block diagram.	* Block diagram
	


Design procedure of a combinational circuit :-

- step 1:-** From the specifications of the circuit, determine the required number of i/p's & o/p's and assign a symbol to each.
- step 2:-** Derive the truth table that defines the required relation b/w i/p's & o/p's.
- step 3:-** Obtain the simplified boolean functions for each o/p as a function of the i/p variables.
- step 4:-** Draw the logic diagram and verify the correctness of the design.

* code converters :-

* construct 4-bit binary to Gray code converter

4-bit Binary to Gray code converter converts 4-bit binary to 4 bit Gray code.



$B[3:0] \rightarrow$ 4-bit Binary number.

$$B = B_3 B_2 B_1 B_0$$

$G[3:0] \rightarrow$ 4-bit Gray number.

$$G = G_3 G_2 G_1 G_0$$

Truth Table :-

	i/p (Binary)				o/p (Gray)			
	B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10	1	0	1	0	1	1	1	1
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	0
13	1	1	0	1	1	0	1	1
14	1	1	1	0	1	0	0	1
15	1	1	1	1	1	0	0	0

In Gray numbers, 1's are minterms, 0's are maxterms.

$$G_0 = \sum m(1, 2, 5, 6, 9, 10, 13, 14)$$

$$G_1 = \sum m(2, 3, 4, 5, 10, 11, 12, 13)$$

$$G_2 = \sum m(4, 5, 6, 7, 8, 9, 10, 11)$$

$$G_3 = \sum m(8, 9, 10, 11, 12, 13, 14, 15)$$

K-map simplification :-

For G_0 :-

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\therefore G_0 = \bar{B}_1 \bar{B}_2 + \bar{B}_1 B_2 = \bar{B}_1 \oplus B_2$$

For G_1 :-

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10
00	0	0	1	1
01	1	1	1	1
11	1	1	1	1
10	0	0	1	1

$$\therefore G_1 = B_1 \bar{B}_2 + \bar{B}_1 B_2 = B_2 \oplus B_1$$

For G_2 :-

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1


$$\therefore G_2 = B_3 \bar{B}_2 + \bar{B}_3 B_2 = B_3 \oplus B_2$$

For G_3 :-


$B_3 B_2 \backslash B_1 B_0$	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$G_3 = B_3$$

Logic circuit :-



* Gray to Binary converter :-



Truth table :-

	i/p (Gray)				o/p (Binary)			
	G_3	G_2	G_1	G_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	1	0	0	1	1	0
5	0	1	1	1	0	1	1	1
6	0	1	0	1	0	1	0	1
7	0	1	0	0	0	1	0	0
8	1	1	0	0	1	0	0	0
9	1	1	0	1	1	0	0	1
10	1	1	1	1	1	0	1	0
11	1	1	1	0	1	0	1	1
12	1	0	1	0	1	1	0	0
13	1	0	1	1	1	1	0	1
14	1	0	0	1	1	1	1	0
15	1	0	0	0	1	1	1	1

	i/p (Gray)				o/p (Binary)			
	G_3	G_2	G_1	G_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	0
3	0	0	1	1	0	0	1	1
4	0	1	0	0	0	1	0	0
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	1	0
7	0	1	1	1	0	1	1	1
8	1	0	0	0	1	0	0	0
9	1	0	0	1	1	0	0	1
10	1	0	1	0	1	0	1	0
11	1	0	1	1	1	0	1	1
12	1	1	0	0	1	1	0	0
13	1	1	0	1	1	1	0	1
14	1	1	1	0	1	1	1	0
15	1	1	1	1	1	1	1	1

$$\begin{aligned}
 B_0 &= \sum m(1, 3, 5, 7, 9, 11, 13, 15) = \sum m(1, 2, 4, 7, 8, 11, 13, 14) \\
 B_1 &= \sum m(2, 3, 6, 7, 10, 11, 14, 15) = \sum m(2, 3, 4, 5, 8, 9, 14, 15) \\
 B_2 &= \sum m(4, 5, 6, 7, 12, 13, 14, 15) = \sum m(4, 5, 6, 7, 8, 9, 10, 11) \\
 B_3 &= \sum m(8, 9, 10, 11, 12, 13, 14, 15) = \sum m(8, 9, 10, 11, 12, 13, 14, 15)
 \end{aligned}$$

K-Map Simplification:-

For B_0 :-

$G_3 G_2$	$G_1 G_0$ 00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\therefore B_0 = (G_0 \oplus G_1) \oplus (G_2 \oplus G_3)$$

For B_1 :-

$G_3 G_2$	$G_1 G_0$ 00	01	11	10
00	0	0	1	1
01	0	1	0	0
11	0	0	1	1
10	0	1	0	0

$$\begin{aligned}
 B_1 &= \bar{G}_2 \bar{G}_3 G_1 + G_2 \bar{G}_3 \bar{G}_1 + G_2 G_3 G_1 + \bar{G}_2 G_3 \bar{G}_1 \\
 &= \bar{G}_3 (G_1 \bar{G}_2 + \bar{G}_1 G_2) + G_3 (G_1 \bar{G}_2 + \bar{G}_1 G_2)
 \end{aligned}$$

$$\therefore B_1 = G_1 \oplus G_2 \oplus G_3$$

For B_2 :-

$G_3 G_2$	$G_1 G_0$ 00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

$$\therefore B_2 = G_2 \bar{G}_3 + \bar{G}_2 G_3$$


$$\therefore B_2 = G_2 \oplus G_3$$

For B_3 :-


$G_3 G_2$	$G_1 G_0$ 00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

$$\therefore B_3 = G_3$$

Logic circuit:-



* BCD to EXCESS-3 converter:-



Truth table:-

i/p (BCD)					o/p (EXCESS-3)			
B_3	B_2	B_1	B_0		E_3	E_2	E_1	E_0
0	0	0	0		0	0	1	1
0	0	0	1		0	1	0	0
0	0	1	0		0	1	0	1
0	0	1	1		0	1	1	0
0	1	0	0		0	1	1	1
0	1	0	1		1	0	0	0
0	1	1	0		1	0	0	1
0	1	1	1		1	0	1	0
1	0	0	0		1	0	1	1
1	0	0	1		1	1	0	0

BCD numbers are 0-9

\therefore consider 10-15 as don't cares.

$$E_0 = \sum m(0, 2, 4, 6, 8) + \sum d(10, 11, 12, 13, 14, 15)$$

$$E_1 = \sum m(0, 3, 4, 7, 8) + \sum d(10, 11, 12, 13, 14, 15)$$

$$E_2 = \sum m(1, 2, 3, 4, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$E_3 = \sum m(5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

K-map simplification :-

For E_0 :-

$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$	$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$
$B_1 B_0$	00	01	11	10	
00	1				1
01	1				1
11	X	X	X	X	
10	1		X	X	

$$\therefore E_0 = \bar{B}_0$$

For E_1 :-

$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$	$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$
$B_1 B_0$	00	01	11	10	
00	1		1		
01	1		1		
11	X	X	X	X	
10	1		X	X	

$$\therefore E_1 = B_1 \oplus B_0 = \bar{B}_0 \bar{B}_1 + B_0 B_1$$

For E_2 :-

$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$	$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$
$B_1 B_0$	00	01	11	10	
00		1	1	1	
01	1				
11	X	X	X	X	
10		1	X	X	


$$\therefore E_2 = \bar{B}_2 B_0 + \bar{B}_2 B_1 + B_2 \bar{B}_1 \bar{B}_0$$

For E_3 :-

$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$	$B_3 B_2$	$B_3 \bar{B}_2$	$\bar{B}_3 \bar{B}_2$
$B_1 B_0$	00	01	11	10	
00			1	1	
01			1	1	
11	X	X	X	X	
10	1	1	X	X	

$$\therefore E_3 = B_3 + B_2 B_0 + B_2 B_1$$

Logic circuit :-



20/08/2014


* → EXCESS-3 to BCD converter :-

Truth table :-

i/p (EXCESS-3)	o/p (BCD)			
$E_3 E_2 E_1 E_0$	B_3	B_2	B_1	B_0
0 0 0 0	X	X	X	X
0 0 0 1	X	X	X	X
0 0 1 0	X	X	X	X
0 0 1 1	0	0	0	0
0 1 0 0	0	0	0	1
0 1 0 1	0	0	1	0
0 1 1 0	0	0	1	1
0 1 1 1	0	1	0	0
1 0 0 0	0	1	0	1
1 0 0 1	0	1	1	0
1 0 1 0	0	1	1	1
1 0 1 1	1	0	0	0
1 1 0 0	1	0	0	1
1 1 0 1	X	X	X	X
1 1 1 0	X	X	X	X
1 1 1 1	X	X	X	X

Binary to BCD converter :-

Ex:-



for 10-15 no.'s 3 MSB's are 0's.

 \therefore negled 3 MSB's.

Truth table:-

i/p (Binary)	o/p (BCD)
$B_3 B_2 B_1 B_0$	$D_4 B_3 D_2 D_1 D_0$
0 0 0 0	0 0 0 0 0
0 0 0 1	0 0 0 0 1
0 0 1 0	0 0 0 1 0
0 0 1 1	0 0 0 1 1
0 1 0 0	0 0 1 0 0
0 1 0 1	0 0 1 0 1
0 1 1 0	0 0 1 1 0
0 1 1 1	0 0 1 1 1
1 0 0 0	0 1 0 0 0
1 0 0 1	0 1 0 0 1
1 0 1 0	1 0 0 0 0
1 0 1 1	1 0 0 0 1
1 1 0 0	1 0 0 1 0
1 1 0 1	1 0 0 1 1
1 1 1 0	1 0 1 0 0
1 1 1 1	1 0 1 0 1

BCD to Binary converter:-

Input (BCD)	o/p (Binary)
$D_4 D_3 D_2 D_1 D_0$	$B_3 B_2 B_1 B_0$
0 0 0 0 0	0 0 0 0
0 0 0 0 1	0 0 0 1
0 0 0 1 0	0 0 1 0
0 0 0 1 1	0 0 1 1
0 0 1 0 0	0 1 0 0
0 0 1 0 1	0 1 0 1
0 0 1 1 0	0 1 1 0
0 0 1 1 1	0 1 1 1


$D_4 D_3 D_2 D_1 D_0$	$B_3 B_2 B_1 B_0$
0 1 0 0 0	1 0 0 0
0 1 0 0 1	1 0 0 1
1 0 0 0 0	1 0 1 0
1 0 0 0 1	1 0 1 1
1 0 0 1 0	1 1 0 0
1 0 0 1 1	1 1 0 1
1 0 1 0 0	1 1 1 0
1 0 1 0 1	1 1 1 1

* ADDERS:- Adders is a digital circuit which performs addition operations.

1. Half Adders:-

The logic circuit which performs addition of 2 bits is called a "Half Adder". It contains two Binary i/p (Augend & Addend) and two Binary o/p (sum & carry).

Block diagram:-




Truth table:-

i/p's		o/p's	
A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-Map simplification:-


For Sum:-




$$\therefore \text{Sum} = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

For carry:-




$$\therefore \text{carry} = AB$$

Logic circuit:-

2. Full Adder :-

Full Adder is a combinational circuits that forms the arithmetic sum of 3 input bits. It consists of 3 i/p's & 2 o/p. The third input is a C_{in} which represents the carry from the previous significant position.

Block diagram :-



Truth table :-

i/p's			o/p's	
A	B	C	Sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-Map simplifications:-

For sum

A \ BC	00	01	11	10
0		1		1
1	1		1	


$$\begin{aligned}
 \therefore \text{sum} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \quad (\because \bar{x}y + x\bar{y} = x \oplus y) \\
 &= A \oplus B \oplus C
 \end{aligned}$$

For carry


A \ BC	00	01	11	10
0			1	
1	1	1	1	1

$$\therefore \text{carry} = AB + BC + AC$$

Logic circuit:-



Note:- A full adder can also be implemented by using two half-adders and 1 OR gate.

Full Adder using Half Adders:-

$$\therefore \text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + (A \oplus B)C$$

$$= AB + (\bar{A}B + A\bar{B})C$$

$$= AB + \bar{A}BC + A\bar{B}C$$

$$= B(A + \bar{A}C) + A\bar{B}C$$


$$= B((A + \bar{A})(A + C)) + A\bar{B}C$$

$$= AB + BC + A\bar{B}C$$

$$= AB + C(\bar{B} + A\bar{B}) = AB + C(\bar{B} + A)(\bar{B} + \bar{B})$$

$$= AB + BC + AC$$

$$\therefore \text{Carry} = AB + BC + AC$$

3. Parallel Adder (Binary Adder):-



It is a combinational circuit which performs addition of 2, n-bit number.

A & B are n+1 bit numbers.

$$A \rightarrow A_n \dots A_3 A_2 A_1 A_0$$

$$B \rightarrow B_n \dots B_3 B_2 B_1 B_0$$

$$\begin{array}{r} c_{n-1} \quad c_2 \quad c_1 \quad c_0 \\ A_n \dots A_3 A_2 A_1 A_0 \rightarrow \text{Augend} \\ + B_n \dots B_3 B_2 B_1 B_0 \rightarrow \text{Addend} \\ \hline c_n \quad S_n \quad S_2 \quad S_1 \quad S_0 \rightarrow \text{Sum} \end{array}$$

Logic diagram:-

26/08/2014


Ex:- Design 4-bit parallel adder using full-adders.

Sol:- A, B \rightarrow 4-bit Binary numbers.


$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

$$\begin{array}{r} c_3 \quad c_2 \quad c_1 \quad c_0 \\ A_3 \quad A_2 \quad A_1 \quad A_0 \rightarrow \text{Augend} \\ B_3 \quad B_2 \quad B_1 \quad B_0 \rightarrow \text{Addend} \\ \hline c_3 \quad S_3 \quad S_2 \quad S_1 \quad S_0 \rightarrow \text{result} \end{array}$$

Block diagram:-

Logic diagram :-




* Subtractors:- Subtractor is a digital circuit which performs subtraction operations.

1. Half Subtractor :-

It is a combinational circuit which performs subtraction of two binary bits. It has two inputs (minuend & subtrahend) and two outputs (difference & borrow).

Block diagram:-



Truth table:-

i/p's		o/p's	
A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-Map Simplification:-

for Difference:-

A \ B	0	1
0	0	1
1	1	0


$$\therefore \text{Diff} = \bar{A}B + A\bar{B}$$

for Borrow:-

A \ B	0	1
0	0	1
1	0	0

$$\therefore \text{Borrow} = \bar{A}B$$


Logic circuit:-



2. Full Subtractor:-

Full Subtractor is a combinational circuit which performs subtraction of 2 binary bits by considering borrow of the previous stage. It has 3 inputs and 2 outputs.

Block diagram:-



Truth table:-

i/p's			o/p's	
A	B	Bin	Diff	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map simplifications:-

For Difference:-

A	B _{in}	B _{in}	B _{in}	B _{in}
0	0	0	1	1
1	0	1	1	0
1	1	0	1	0

$$\therefore \text{Difference} = A \oplus B \oplus B_{in}$$

$$\begin{aligned} \therefore \text{Difference} &= \bar{A} \bar{B} B_{in} + \bar{A} B \bar{B}_{in} + A \bar{B} B_{in} + A B \bar{B}_{in} \\ &= \bar{A} (\bar{B} B_{in} + B \bar{B}_{in}) + A (B \bar{B}_{in} + \bar{B} B_{in}) \\ &= \bar{A} (B \oplus B_{in}) + A (B \oplus B_{in}) = \bar{A} (B \oplus B_{in}) + A (B \oplus B_{in}) \\ &= A \oplus B \oplus B_{in} = A \oplus B \oplus B_{in} \end{aligned}$$


For Bout:-

A	B _{in}	B _{in}	B _{in}	B _{in}
0	0	0	1	1
1	0	1	1	0
1	1	0	1	0


$$\therefore B_{out} = \bar{A} B + \bar{A} B_{in} + B B_{in}$$

$$\therefore B_{out} = \bar{A} B + \bar{A} B_{in} + B B_{in}$$

Logic circuit:-



Note:- A full subtractor can also be implemented with two half-subtractors and 1 OR gate.



$$\therefore \text{Difference} = A \oplus B \oplus B_{in}$$

$$\begin{aligned} \therefore B_{out} &= (\bar{A} \oplus B) B_{in} + \bar{A} B \\ &= (\bar{A} \bar{B} + \bar{A} B + A \bar{B}) B_{in} + \bar{A} B \\ &= \bar{A} \bar{B} B_{in} + \bar{A} B B_{in} + A \bar{B} B_{in} + \bar{A} B \\ &= \bar{A} \bar{B} B_{in} + B (A \bar{B} + \bar{A}) \quad (\because A + B = (A+B)(A+C)) \\ &= \bar{A} \bar{B} B_{in} + B ((A + \bar{A})(B + \bar{B})) \quad (\because A + \bar{A} = 1) \\ &= \bar{A} \bar{B} B_{in} + B B_{in} + B \bar{A} \\ &= B_{in} (\bar{A} \bar{B} + B) + B \bar{A} \quad (\because A + B = (A+B)(A+C)) \\ &= B_{in} ((\bar{A} + B)(B + \bar{B})) + B \bar{A} \quad (\because B + \bar{B} = 1) \\ &= \bar{A} B_{in} + B B_{in} + B \bar{A} \end{aligned}$$

Ex: Design 4-bit parallel subtractor using full adders.

Sol:

A, B \rightarrow 4-bit Binary no.'s.

$$A = A_3 A_2 A_1 A_0$$


$$B = B_3 B_2 B_1 B_0$$

$$A - B = A + 2's \text{ complement of } B$$


$$= A + 1's \text{ comp. of } B + 1$$

c ₂	c ₁	c ₀	
A ₃	A ₂	A ₁	A ₀ \rightarrow Minuend
B ₃	B ₂	B ₁	B ₀ \rightarrow 1's comp. of B
+		1	\rightarrow 1
c ₃	s ₃	s ₂	s ₁ s ₀

Block diagram:-



logic diagram:-



Parallel adder/Subtractor (or) Binary adder/Subtractor:-




Fig:- 4-bit parallel adder/subtractor.


where M - controlling input.

if $M=0$ then output $= A_3A_2A_1A_0 + B_3B_2B_1B_0 + C_{in}$ ($\because A \oplus 0 = A$)
 $= A_3A_2A_1A_0 + B_3B_2B_1B_0$ ($\because C_{in}^M=0$)
 $= A+B$.

\therefore (i.e.) This circuit act as adder.

if $M=1$ then output $= A_3A_2A_1A_0 + \bar{B}_3\bar{B}_2\bar{B}_1\bar{B}_0 + C_{in}$ ($\because A \oplus 1 = \bar{A}$)
 $= A_3A_2A_1A_0 + \bar{B}_3\bar{B}_2\bar{B}_1\bar{B}_0 + 1$ ($\because M=1 \Rightarrow C_{in}^M=1$)
 $= A-B$.

\therefore (i.e.) This circuit act as Subtractor.



Look ahead carry generator:-

* The sum and carry outputs of any stage of n-bit parallel adder cannot be produced until the input carry occurs. This leads to time delay in addition process. This delay is known as "carry propagation delay."

* LACG is used to eliminate the carry delay.

* LAC addition uses two functions.

- carry generate (G_i)
- carry propagate (P_i)

$$\begin{array}{r} C_2 \ C_1 \ C_0 \\ A_2 \ A_1 \ A_0 \\ + B_2 \ B_1 \ B_0 \\ \hline C_3 \ S_2 \ S_1 \ S_0 \end{array}$$




Fig:- FA using 2 HA's and OR gate with P & G shown.

$$\therefore P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

using P & G_i , Sum & carry can be expressed as

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = G_i + (P_i \cdot C_i)$$

$\therefore C_0 = \text{input carry}$

$$C_1 = G_0 + P_0 \cdot C_0$$


$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot (G_0 + P_0 \cdot C_0)$$

$$= G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$


$$\begin{aligned}
 \therefore C_3 &= G_2 + P_2 C_2 \\
 &= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) \\
 &= G_2 + G_1 P_2 + G_0 P_1 P_2 + P_2 P_1 P_0 C_0
 \end{aligned}$$

From the above boolean equations (Expressions) it can be seen that C_1, C_2, C_3 propagate at the same time and depends only on C_0 .

3-bit look ahead carry generator logic diagram :-



4-bit adder with carry look ahead :-



* BCD adder/Decimal adder :-

* The digital systems handles the decimal no. in the form of BCD number.

* A BCD adder is a circuit that adds two BCD digits and produces a sum digit also in BCD.

* To implement BCD adder we required,

- (i) 4-bit binary adder for initial Addition.
- (ii) logic circuit to detect sum is greater than 9 (or) not.
- (iii) 1 more 4-bit binary adder to add (0110)

to the sum if sum is >9 or carry is 1. 12

Truth table to implement logic circuit to detect sum is >9 or not :-

i/p's				o/p
S_3	S_2	S_1	S_0	
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

o/p is '1' when i/p is >9.


k-map simplification:-

for y :-

$S_3 S_2$	$S_3 S_2 \bar{S}_0$	$\bar{S}_3 S_2$	$S_3 S_2 S_0$	$\bar{S}_3 S_2 \bar{S}_0$
00	01	11	10	
$\bar{S}_3 \bar{S}_2$ 00				
$\bar{S}_3 \bar{S}_2$ 01				
$\bar{S}_3 \bar{S}_2$ 11				
$\bar{S}_3 \bar{S}_2$ 10				

$$\therefore y = S_3 S_2 + S_3 S_1$$

logic diagram:-




24

* 4-bit Binary Incrementer :-

$$A = A_3 A_2 A_1 A_0 \quad \text{4-bit binary no.}$$

$$A+1 = A_3 A_2 A_1 A_0 + 1$$

$$\begin{array}{r} C_2 \ C_1 \ S_0 \\ A_3 \ A_2 \ A_1 \ A_0 \\ + \quad \quad \quad 1 \\ \hline \text{Carry} \ S_3 \ S_2 \ S_1 \ S_0 \end{array}$$



* 4-bit Binary Decrementer :-

$A = A_3 A_2 A_1 A_0$ 4-bit Binary number.

$$A-1 = A_3 A_2 A_1 A_0 - 0001$$

$$= A_3 A_2 A_1 A_0 + 2's \text{ comp. of } 0001$$

$$= A_3 A_2 A_1 A_0 + 1's \text{ comp. of } 0001 + 1$$

$$= A_3 A_2 A_1 A_0 + 1110 + 1$$

** Binary Multiplier :-

(i) 2x2 Binary Multiplier :-


$B = B_1 B_0$ $A = A_1 A_0$ 2-bit binary no's.

$B \times A \Rightarrow$
 $B_1 B_0 \rightarrow$ Multiplicand
 $\times A_1 A_0 \rightarrow$ Multiplier

($B \times A$ = Simple multiplication)

$$\begin{array}{r} A_0 B_1 \quad A_0 B_0 \\ A_1 B_1 \quad A_1 B_0 \\ \hline C_3 \quad C_2 \quad C_1 \quad C_0 \end{array} \rightarrow \text{Product}$$

logic diagram :-



(ii) 4x3 Binary Multiplier :-

$B = B_3 B_2 B_1 B_0 \rightarrow$ 4-bit Binary no.

$A = A_2 A_1 A_0 \rightarrow$ 3-bit Binary no.


$B \times A$

$B_3 B_2 B_1 B_0 \rightarrow$ Multiplicand

$\times A_2 A_1 A_0 \rightarrow$ Multiplier

$$\begin{array}{r} A_0 B_3 \quad A_0 B_2 \quad A_0 B_1 \quad A_0 B_0 \\ A_1 B_3 \quad A_1 B_2 \quad A_1 B_1 \quad A_1 B_0 \\ A_2 B_3 \quad A_2 B_2 \quad A_2 B_1 \quad A_2 B_0 \\ \hline C_6 \quad C_5 \quad C_4 \quad C_3 \quad C_2 \quad C_1 \quad C_0 \end{array} \rightarrow \text{Product}$$

logic diagram :-



16/08/2019

* Magnitude comparator (Digital comparator) :-


* A comparator is a special combinational circuit designed primarily to compare the relative magnitudes of two binary numbers.

* It receives two n -bit numbers, A & B are inputs and produces 3 outputs $A > B$, $A < B$, $A = B$.

Design 2-bit comparator using logic gates.

2-bit comparator compares 2, 2-bit binary numbers.

Block diagram:-



A, B are 2-bit binary numbers.

Truth table:-

	i/p's				o/p's		
	A ₁	A ₀	B ₁	B ₀	A=B	A>B	A<B
0	0	0	0	0	1	0	0
1	0	0	0	1	0	0	1
2	0	0	1	0	0	0	1
3	0	0	1	1	0	0	1
4	0	1	0	0	0	1	0
5	0	1	0	1	0	0	1
6	0	1	1	0	0	0	1
7	0	1	1	1	0	0	1
8	1	0	0	0	0	1	0
9	1	0	0	1	0	1	0
10	1	0	1	0	0	1	0
11	1	0	1	1	0	0	1
12	1	1	0	0	0	1	0
13	1	1	0	1	0	1	0
14	1	1	1	0	0	1	0
15	1	1	1	1	1	0	0

$$(A=B) = \sum m(0, 5, 10, 15)$$

$$(A>B) = \sum m(4, 8, 9, 12, 13, 14)$$

$$(A<B) = \sum m(1, 2, 3, 6, 7, 11)$$

K-map simplification :-

For $A=B$:-

$$(A=B) = \sum m(0, 5, 10, 15)$$

A ₁ A ₀ B ₁ B ₀	01	11	10
00	1		
01		1	
11			1
10			1

$$\begin{aligned} (A=B) &= \bar{A}_1\bar{A}_0\bar{B}_1\bar{B}_0 + \bar{A}_1\bar{A}_0B_1B_0 + \\ &A_1A_0B_1B_0 + A_1A_0\bar{B}_1\bar{B}_0 \\ &= \bar{A}_0\bar{B}_0(\bar{A}_1\bar{B}_1 + A_1B_1) + A_0B_0(\bar{A}_1\bar{B}_1 + A_1B_1) \\ &= (\bar{A}_1\bar{B}_1 + A_1B_1)(\bar{A}_0\bar{B}_0 + A_0B_0) \end{aligned}$$

$$\therefore (A=B) = (A_0B_0B_1A_1)$$

For $(A>B)$:-

$$(A>B) = \sum m(4, 8, 9, 12, 13, 14)$$

A ₁ A ₀ B ₁ B ₀	01	11	10
00			
01	1		
11	1	1	1
10	1		1

$$(A>B) = A_1\bar{B}_1 + \bar{B}_1\bar{B}_0A_0 + A_1A_0\bar{B}_0$$

$$\therefore (A>B) = A_1\bar{B}_1 + A_1A_0\bar{B}_0 + A_0\bar{B}_0B_1$$

For $(A<B)$:-


$$(A<B) = \sum m(1, 2, 3, 6, 7, 11)$$

A ₁ A ₀ B ₁ B ₀	01	11	10
00		1	1
01			1
11			
10			1

$$(A<B) = \bar{A}_1B_1 + B_1\bar{A}_0\bar{B}_0 + B_1A_0\bar{B}_0$$

$$\therefore (A<B) = \bar{A}_1B_1 + \bar{A}_1\bar{A}_0B_0 + \bar{A}_0B_0B_1$$

Logic circuit:-



24/03/2024

15

* Decoder:- A Decoder is a multiple input, multiple o/p circuit, which converts coded inputs into coded outputs, where the i/p & o/p codes are different.

* The i/p code generally has fewer bits than the o/p codes.

Logic diagram:-





Fig. General structure of Decoder.

(i) 2-to-4 (2:4) Binary Decoder:-

Block diagram:-




Truth table:-

i/p's			o/p's			
EN	A	B	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(\because enable i/p is '0' then there is no i/p's.)


From the above truth table, $Y_0 = \bar{A}\bar{B}$, $Y_1 = \bar{A}B$, $Y_2 = A\bar{B}$, $Y_3 = AB$ (\because K-map Simplification)

Logic diagram:-



(ii) 3-to-8 (3:8) Binary decoder:-

Block diagram:-



Truth table:-


i/p's				o/p's							
EN	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

From the above truth table (using K-map simplification)

$Y_0 = \bar{A}\bar{B}\bar{C}$, $Y_1 = \bar{A}\bar{B}C$, $Y_2 = \bar{A}B\bar{C}$, $Y_3 = \bar{A}BC$


$Y_4 = A\bar{B}\bar{C}$, $Y_5 = A\bar{B}C$, $Y_6 = AB\bar{C}$, $Y_7 = ABC$

logic diagram:-



Ex:- construct 4:16 decoders using 3:8 decoders.

Sol:- Block diagram of 4:16 decoder:-



Truth table of 4:16 decoder:-

i/p's				o/p V(High)
A	B	C	D	
0	0	0	0	Y ₀
0	0	0	1	Y ₁
0	0	1	0	Y ₂
0	0	1	1	Y ₃
0	1	0	0	Y ₄
0	1	0	1	Y ₅
0	1	1	0	Y ₆
0	1	1	1	Y ₇
1	0	0	0	Y ₈
1	0	0	1	Y ₉
1	0	1	0	Y ₁₀
1	0	1	1	Y ₁₁
1	1	0	0	Y ₁₂
1	1	0	1	Y ₁₃
1	1	1	0	Y ₁₄
1	1	1	1	Y ₁₅

4:16 decoder using 3:8 decoders:-





Fig:- 4:16 decoder using 3:8 decoders.

Ex:- Construct 4:16 Decoder using 2:4 decoder.

Sol:- Block diagram of 4:16 decoder:-



Truth table of 4:16 decoder:-

i/p's				o/p V(High)
A	B	C	D	
0	0	0	0	Y ₀
0	0	0	1	Y ₁
0	0	1	0	Y ₂
0	0	1	1	Y ₃
0	1	0	0	Y ₄
0	1	0	1	Y ₅
0	1	1	0	Y ₆
0	1	1	1	Y ₇
1	0	0	0	Y ₈
1	0	0	1	Y ₉
1	0	1	0	Y ₁₀
1	0	1	1	Y ₁₁
1	1	0	0	Y ₁₂
1	1	0	1	Y ₁₃
1	1	1	0	Y ₁₄
1	1	1	1	Y ₁₅

4:16 decoder using 2:4 decoders:-





Fig: 4:16 decoder using 2:4 decoders.

Ex: construct 5:32 decoder using 4, 3:8 decoders & 1, 2:4 decoder.

Sol:-

Block diagram of 5:32 decoder:-



Truth table of 5:32 decoder:-

i/p's					o/p
A	B	C	D	E	Y (High)
0	0	0	0	0	Y ₀
0	0	0	0	1	Y ₁
0	0	0	1	0	Y ₂
0	0	0	1	1	Y ₃
0	0	1	0	0	Y ₄
0	0	1	0	1	Y ₅
0	0	1	1	0	Y ₆
0	0	1	1	1	Y ₇
0	1	0	0	0	Y ₈
0	1	0	0	1	Y ₉
0	1	0	1	0	Y ₁₀
0	1	0	1	1	Y ₁₁
0	1	1	0	0	Y ₁₂
0	1	1	0	1	Y ₁₃
0	1	1	1	0	Y ₁₄
0	1	1	1	1	Y ₁₅
1	0	0	0	0	Y ₁₆
1	0	0	0	1	Y ₁₇
1	0	0	1	0	Y ₁₈
1	0	0	1	1	Y ₁₉
1	0	1	0	0	Y ₂₀
1	0	1	0	1	Y ₂₁
1	0	1	1	0	Y ₂₂
1	0	1	1	1	Y ₂₃
1	1	0	0	0	Y ₂₄
1	1	0	0	1	Y ₂₅
1	1	0	1	0	Y ₂₆
1	1	0	1	1	Y ₂₇
1	1	1	0	0	Y ₂₈
1	1	1	0	1	Y ₂₉
1	1	1	1	0	Y ₃₀
1	1	1	1	1	Y ₃₁





Fig: 5:32 decoder using 4, 3:8 decoders & 1, 2:4 decoder.

* Realization of Boolean Expressions using Binary

→ The combination of decoder and external logic gates can be used to implement single or multiple output functions.

→ The decoder generates minterms for input variables. Thus by logically ORing specified minterms we can implement the given function.



Ex:- Implement full adder circuit using decoder.

Sol:- Block diagram of full adder:-




truth table of full adder:-

i/p's			o/p's	
A	B	C	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\therefore \text{Sum} = \sum m(1,2,4,7)$$

$$\text{carry} = \sum m(3,5,6,7) = \sum m(3,5,6,7)$$

Full adder using decoder & external gates:-




Ex:- Implement the following boolean expressions using decoder.

$$F_1(X,Y,Z) = \pi M(0,3,4)$$

$$F_2(X,Y,Z) = \pi M(2,5)$$

Sol:-



from the above circuit,

$$F_1 = \pi M(0,3,4)$$

$$F_2 = \pi M(2,5)$$

Calculation

* BCD to 7-segment Display Decoder:-




fig:- 7-segment display.

→ there are two types of 7-segment displays.

(i) common anode → segment i/p must be active low to glow the segment.

(ii) common cathode → segment i/p must be active high to glow the segment.

→ Most commonly used one is common cathode type.

Truth table of common cathode 7-segment display decoder:-

Decimal	i/p (BCD)				o/p						
	B_3	B_2	B_1	B_0	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	0	0	1	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	0	1	1	1

K-Map Simplification

for a:-

$B_3 B_2 B_1 B_0$	00	01	11	10
$B_3 B_2$ 00	1		1	1
$B_3 B_2$ 01		1	1	1
$B_3 B_2$ 11	X	X	X	X
$B_3 B_2$ 10	1	1	X	X

$$\therefore a = B_3 + B_2 B_0 + B_1 + \bar{B}_2 \bar{B}_0$$

Similarly, b =

c =

d =

e =

f =

g =

Logic diagram:-

* ENCODER :-

An encoder is a digital circuit that performs the inverse operation of the decoder. It has 2^n (or fewer) input lines and n output lines. The o/p lines generate the binary code corresponding to the i/p value.

Block diagram:-





Fig: General structure of Encoder.

Octal to Binary Encoder :- (8-to-3)
(8:3 Encoder)

- It has 8 inputs, i.e. 1 for each octal digit and 3 o/p's that generate the corresponding binary code.
- In Encoders it is assumed that only one i/p has a value of '1' at any given time, otherwise the circuit is meaningless.

Block diagram:-



Truth table (or) Function table :-

i/p's								o/p's		
D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1
EN = 0								X	X	X


→ If Enable i/p is 0, there is no o/p.

$$\therefore A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$

Logic diagram:-



* Priority Encoder :- (4-bit Priority encoder)

A priority encoder is an encoder circuit that includes the priority function. In priority encoder, if two or more i/p's are equal to '1' at the same time, the i/p having the highest priority will take precedence.

Truth table:-

i/p's				o/p's		
D ₀	D ₁	D ₂	D ₃	Y ₄	Y ₅	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

→ D₃ i/p has highest priority and D₀ i/p has lowest priority. When D₃ i/p is high, regardless of other i/p's output is '1'.

→ 'V' is a valid bit indicator, that is set to '1' when 1 or more i/p's are equal to '1'.

K-map Simplifications:-

for Y₄:-

D ₃ \ D ₂	00	01	11	10
00	X	1	1	1
01		1	1	1
11		1	1	1
10		1	1	1

$$\therefore Y_4 = D_2 + D_3$$

for Y₅:-

D ₃ \ D ₂	00	01	11	10
00	X	1	1	1
01		1	1	1
11		1	1	1
10		1	1	1


$$\therefore Y_5 = D_3 + D_1 \bar{D}_2$$

for V:-

D ₃ \ D ₂	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\therefore V = D_0 + D_1 + D_2 + D_3$$

logic circuit :-


* Multiplexer (or) Data selector :-

→ Multiplexer is a combinational logic circuit that selects binary information from one of many input lines and directs it to a single o/p line.

→ The selection of particular i/p line is controlled by a set of selection lines.


→ MUX has 2^n i/p lines, n selection lines & one o/p.

Block diagram :-



4x1 MUX :-

Block diagram :-




Truth table :-

i/p's			o/p
EN	S ₁	S ₀	
0	x	x	x
1	0	0	D ₀
1	0	1	D ₁
1	1	0	D ₂
1	1	1	D ₃


$$\therefore Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$

logic circuit :-



Ex: Construct a 16x1 MUX using 2, 8x1 MUX, 4, 2x1 MUX

Sol: Block diagram of 16x1 MUX :-



Truth table:-

selection i/p's				o/p y
s_3	s_2	s_1	s_0	
0	0	0	0	D_0
0	0	0	1	D_1
0	0	1	0	D_2
...
1	1	1	0	D_{14}
1	1	1	1	D_{15}





Fig:- 16x1 MUX using two 8x1 MUX & one 2x1 MUX.

Ex:- construct a 16x1 MUX using two 8x1 MUX and OR gate.

Sol:- Block diagram of 16x1 MUX:-



Truth table of 16x1 MUX:-

selection i/p's				o/p y
s_3	s_2	s_1	s_0	
0	0	0	0	D_0
0	0	0	1	D_1
...
1	1	1	0	D_{14}





Fig:- 16x1 MUX using two 8x1 MUX and one OR gate.

Ex:- construct a 32x1 MUX using 4, 8x1 MUX and 1, 4x1 MUX.

Sol:- Block diagram of 32x1 MUX:-



Truth table of 32x1 MUX:-

selection i/p's					o/p y
s_4	s_3	s_2	s_1	s_0	
0	0	0	0	0	D_0
0	0	0	0	1	D_1
0	0	0	1	0	D_2
0	0	0	1	1	D_3
...
1	1	1	0	1	D_{29}
1	1	1	1	0	D_{30}
1	1	1	1	1	D_{31}





Fig: 32x1 MUX using four 8x1 MUX & one 4x1 MUX.

Ex: Construct 32x1 MUX using 4, 8x1 MUX & 1, 2-to-4 decoder, 1 OR-gate.

Sol: Block diagram of 32x1 MUX:-



Truth table of 32x1 MUX:-

Selection i/p's					O/p
S ₄	S ₃	S ₂	S ₁	S ₀	Y
0	0	0	0	0	D ₀
0	0	0	0	1	D ₁
...
1	1	1	1	0	D ₃₀




Fig: 32x1 MUX using four 8x1 MUX, one 2-to-4 decoder & one OR-gate.

* Implementation of combinational logic using Multiplexer:-

Ex: Implement the following boolean function using


(a) 8x1 MUX (b) 4x1 MUX

(i) $F(A, B, C) = \sum m(1, 3, 5, 6)$

Sol: Truth table:-

I/p's			O/p
A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

(i) using 8x1 MUX




(ii) using 4x1 MUX

→ considering 'A' as data i/p & B, C as selection i/p's.

implementation table:-


BC	D0	D1	D2	D3
BC	BC	BC	BC	BC
00	0	1	2	3
01	4	5	6	7
10	0	1	A	A
11				



→ considering 'C' as data i/p & A, B as selection i/p's.

implementation table:-


AB	D0	D1	D2	D3
AB	AB	AB	AB	AB
00	0	2	4	6
01	1	3	5	7
10	C	C	C	C
11				

Ex: Implement $F(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$ using 8x1 MUX.Sol: $F(P, Q, R, S) = \sum m(0, 1, 3, 4, 8, 9, 15)$.

considering 'P' as data i/p & Q, R, S as selection i/p's.

implementation table:-

P	QRS						
Q	R	S					
0	0	0	0	1	1	0	1
0	0	1	2	3	4	5	6
0	1	0	8	9	10	11	12
0	1	1	13	14	15		


Ex: Implement $F(A, B, C, D) = \prod M(0, 1, 2, 4, 6, 9, 12, 14)$ using 8x1 MUX.Sol: $F(A, B, C, D) = \prod M(0, 1, 2, 4, 6, 9, 12, 14)$.considering 'A' as data i/p & B, C, D as selection i/p's.
Here instead of minterms, maxterms are

Specified. Thus we have to circle maxterms which are not included in the boolean function.

 $\therefore F(A, B, C, D) = \prod M(0, 1, 2, 4, 6, 9, 12, 14) = \sum m(3, 5, 7, 8, 10, 11, 13, 15)$

implementation table:-



A	BCD						
B	C	D					
0	0	0	0	1	2	3	4
0	0	1	5	6	7	8	9
0	1	0	10	11	12	13	14
0	1	1	15				



05/04/2014

Demultiplexer (or) Data distributor :-

A demultiplexer is a combinational circuit that receives information on a single i/p line and transmits that information on one of 2^n possible o/p lines. The selection of specific o/p line is controlled by the values of 'n' selection lines.

Block diagram :-(i) 1x4 demultiplexerTruth table :-

i/p's			o/p's			
EN	S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	X	X	0	0	0	0
1	0	0	0	0	0	D _{in}
1	0	1	0	0	D _{in}	0
1	1	0	0	D _{in}	0	0
1	1	1	D _{in}	0	0	0

$$\therefore Y_0 = D_{in} \cdot \bar{S}_1 \cdot \bar{S}_0$$

$$Y_1 = D_{in} \cdot \bar{S}_1 \cdot S_0$$

$$Y_2 = D_{in} \cdot S_1 \cdot \bar{S}_0$$

$$Y_3 = D_{in} \cdot S_1 \cdot S_0$$

Ex:- Construct 1x4 DEMUX using 2, 1x2 DEMUX.


Sol:-

Fig:- 1x4 DEMUX using two 1x2 demux.

09/04/2014

Ex:- Implement $F(w, x, y, z) = \sum m(1, 2, 5, 6, 9, 11, 13, 15)$ using 4x1 MUX.

Sol:- Considering w, x as data i/p's & y, z as selection i/p's of 4x1 MUX.

Implementation table

wx	yz	D ₀	D ₁	D ₂	D ₃
00	00	0	1	0	1
01	01	0	1	0	1
10	01	0	1	0	1
11	01	0	1	0	1
00	10	0	1	0	1
01	10	0	1	0	1
10	10	0	1	0	1
11	10	0	1	0	1
00	11	0	1	0	1
01	11	0	1	0	1
10	11	0	1	0	1
11	11	0	1	0	1

