circuits harder to design.

(iv) Easy to design.

MUX, DEMUX

#### III-TIMU


### SEQUENTIAL LOGIC

1

Differences blu combinations	al <u>circuit</u> and <u>sequential</u> circuit:
combinational circuit	sequential circuit
(i) Output depends on only present inputs (ii) Memory unit is not required	(i) output depends on present ilp's and post outputs. (ii) Memory unit is required to store the past history of olp's.
(iii) Faster in speed.	(ii) slower than combinational circuits
(iv) Easy to design.	(iv) compared to combinational

(V) Ex: Encoders, Decoders, (V) Ex: Flip-flops, Registers,

diagram of sequential circuit:



- foundamental sequential circuit One #20M latch / flip-flop is
- a bistable multivibrator, that 23 latch / flip-flop binary information (either o or 1). store 1 bit 90
- to retain a given ability OF their Because elements are useful as storage signt, stat2 elements

## LATCHES :-




- 1. Rs latch / SR latch / Set-Reset latch / Reset-set latch :
  - element is fundamental type MOST SR latch.
  - two ilp's ( s and R), two o(p's (04)) latch complemented to each other.
  - latch can be constructed from either MAND (OV) MOR gates.

logic symbol of SR latch:




MOB BOTEZ: of Rs latch



Truth table / Function table:

	0/0	2	110	
State	gn+1	00	S	R
Alp alsous	0	0	0	0
No change	1	1	0	0
Set	(	0	1	0
3.0	1	1	Ţ	0
Deser	0	0	0	-1
Reset	0	1	0	1
Indeter-	×	0	t	1
-minate	×	T.	1	1




2. Gated SR latch:

SR latch with enable ilp is known as

Block diagram / logic symbol:



logic circuit:



Truth	table	Function	table	!-


1	cl	P'S		OIP.	State
EN	R	S	30	Qn+1	state
1	0	0	6	0	NO
1	0	0	1	1	change
1	0	1	0	1	set
١	0	1	1	1	360
1	١	0	0	0	Reset
1	1	0	١	0	
1	1	1	0	×	Indeter-
1	1	1	1	×	- minate
0	×	×	0	0	No
0	×	×	1	1	change

### 3. D latch / Data latch :-




- \* From the truth table of SR latch it is clear that when both ilp's are same, the olp either doesn't change or it is invalid.
- \* In many practical applications these ilp conditions are not required
- \* These "(p conditions can be avoided by making (p's complement to each other.
- \* This modified SR latch is known as "D latch".

Block diagram / logic Symbol:




EN → Enable 1/P

logic circuit:




Truth table | Function table:


	OIP		2'91"	
State	9041	du	D	EN
NO	0	0	×	0
change	1	1	×	0
Reset	0	0	0	1
(messer	0	1	0	-1
set.	1	0	L	1
	1		1	- 1




1 X X O

No





characteristic equation of JK this flop is  $Q_{ML} = JQ_{L} + KQ_{L}$ 



บบ้านเ

ilp q olp waveforms triggered Ik FF £19:-

tp > Pulse width

Δt → Propagation delay of 2 level NAND gates (considering IK FF Using NAND gates circuit)

IX . flip-flop, when I= k=1, the olp continually IN region ( olp changes either from o to) 1 to 0). Which creates distribence in

Race around condition.

condition.

- are 3 solutions for reducing race around There
  - of edge triggering. use
  - RAC exists when to sate thus RAC (ii) , By keeping to at, we can avoid RAC.
  - (iii) Use of Master slave flip-flop configuration.

# \* Master - slave Ik flip-flop: -




Fig: logic diagram of Master - slave Ik flipflop




fig: Logic circuit of Maney slave JK FF.

of clocked Jk IK flip-flop consists \* Master slave clocked SR (" and Master the as as a slave.

\* The old of the Master flip-flop is fed as an ilp to the slaver FF.

\* clock signal is connected directly to the math master flip-flop But it is connected through inverter to the slave flip-flop.

slave flip-flop.

.: The Enformation present at the J4 K ilp's is

transmitted to the olp of master flip-flop on the tve'

clock pulse 4 it is held their with the '-ve' clock pulse

clock pulse 4 it is allowed to pass through to

occurs: After which it is allowed to pass through to

the olp of slave FF. The olp of the slave FF:


connected to the third ilp of the Ir master JK FF.

13

Truth table:

CIK	J	K	90	Master FF Olp Y	77 sucl2 910 1+NP
1	0	0	0	0	No change
4	0	0	0	NC	0
1	0	0	Ï	1	NC
1	0	0	t	No charge	1
1	0	1	0	0	NC
7	0	1	0	NC	0
1	0	. 1	1	0	NC
1	0	1	1	NC	0
1	1	0	0	1	NC
*	1	0	0	NC	1
1	1	0	١	1	NC
1	1	0	1	NC	1
1	1	1	0	1	NC
1		1	0	NC	1
1		1	1	0	NC
7	1	1	1	NC.	0

\* When J=1 4 K=1 master flip-flop toggles on the clock and slave than copies the olp of master on the -ve clock at this firstant, feedback ilp's to the master flip-flip are complemented but as it is -ve half of the clock pulse master FF is inactive.



## Differences blw latch 4 Flip-flop:

latch

\* A latch checke all its ilp's coutinuously & charges its olp's accordingly at any time.

\* No clock is used.

flip-flop


\* thip the samples its ilp's

f changes chans its olp's

only at a time as

determine by a clock signed

\* A clock is used.



2.	D	flip-flop:

characteristic	table:

D	Pnti
0	0
1	1

Excitation	table:

16

Qn	ON+1	D
0	0	0
D	1	1
ţ	0	0
t	1	(

3. JK flip-floo:

characteristic tables

2	K	gn+1
0	0	9n
0	1	0
1 -	0	1
1	1	- Qu

Excitation table:

90	BN+1	2	K
0	0	0	X
0	1	1	X
1	0	×	1
1	11/	×	0

4. T- flip- flop:-

characteristic table:

T	Qut 1
0	an
1	1 gn

9	Qn+1	T
0	0	0
0	1	1
1	O	1
11	1	0

Realisation of one flip-flop asing other flip-flop:

Ex: convert SR FF to D FF.

sal: Existation table for SR to D FF conversion:


ilp	PLETERM	Next	EE	29)
D	an	ant,	S	R
0	0	0	0	X
0	1	0	D	1
1	0	T	1	0
	1	1	×	0

k-map simplification:-





logic diagram of DFF Using SR FF:



2. CONVERT D FF tO TFF :

Excitation table for D to T FF conversion:


9) 1	Present State	Next Next	FE ilp
+	0n	Buti	D
0	0	0	0
0		1	(
1	D	,	1
1	. 1	0	0

K-Map simplification:



 $\therefore D = \overline{\tau}Q_N + \overline{\tau}Q_N = \overline{\tau} \oplus Q_N$ 


Logic diagram of T FF using D FF:



3. CONVEYT SR FF tO JK FF.

Excitation table for SR FF to JK FF conversion:

il	P	State 9tate	+x911 9to+2	FF	ilp
I	K	94	QN+1	2	R
0	0	0	0	0	×
0	0.	1	1	×	0
0	1	0	0	0	X
0	1	1	0	0	1
1	D	0:	1	1	0
1	0	F	1 .	×	0
1	1	0.	1	)	0
1	1	1	0	0	1



The synchronous or clocked sequential criains are represented by two models.

(i) Moore circuit (or) Moore model (or) Moore Mechine

(ii) Mealy circuit.


1. Moore circuit:

(i) Moore circuit olp depends only on the present state of FF's.

State of FF's.

(ii) Ilp changes doesn't effect the olp.

(iii) It requires more no. of States for implementing function which is implemented using mealy circuit






Fig: Example State diag. for moore circuit.

20

# 2. Mealy circuit:

- i) the olp depends on both the present state
- of the FF's and on the "Ip's.
  - (ii) It changes may effect the olp of the cke.
- (iii) It requires less no. of states for implementing the function which is implemented using moore circuit




Fig: B.D. of Melay circuit




Fig: Example of mealy circuit




Fig: State diag. for mealy circuit.

steps for the besign of a synchronous (or) decrea

<u>step1</u>: Obtain the state table from the given circula information such as state diagram.

State reduction technique.

step 3: Assign binary values to each state in the state table

Step 4: Determine the no. of FF's needed and

choose the type of FF to be used.

Steps: From the state table derive the circuit

exitation 4 old tables.

steps: using K-Map, Derive the circuit of functions

and the FF IP functions.

Step7: Draw the logic diagram.

@:- A sequential circust has 1 ilp + 1 olp . that ckt

State diagram is such below. Design the Sequential

circuit with D-FF.

22

Lal: Step 1: State diagram

The given state diagram has 4 states with one ite and one of considering  $X \rightarrow i'/p$ 

		Next State		olp	( \		
Present	state		X=0	X=	1	2010	(4)
Q.V	PB	PAH	B+1	9 <sub>A+1</sub>	PB+1	X=O	X=1
0	0	0	0	-(	0	0	1
0	T .	1	t	0	0	0	0
1	0	T	0	0	ì	1	0
1	1	0	0	1	0	1	0

step 2: State Reduction and state Assignment Here binary values are already assigned

to states and it is not possible to reduce wo. of states because no two present states, wext states and olp's are same.

no. of FF's required. Determine Step3: Determine no. of FF's required using eq., n → no. of FF's. N-) no of states 2 1 ≥ 4 . N=2 FF's required -> 2 EF'S USING -> DEF'S Exitation table Step4: 291 Olp Next State FF present state 9/1 DB OB+1 DA PATI × 00 0 0 0 0 0 0 0 0 0 0 1 0 0 ( .. D-EE 1 0 0 exitation table 1 0 0 0 0 0 0 0 0 0 0 0 Step 5: K-Map Simplification. K-map simplification for FF ilp functions & sequential circuit of function. FOY Y FOY DB · · DR= QAGRX+QAGRX .. Y = \$\overline{\phi}\_A \overline{\phi}\_B \times + \$\overline{\phi}\_A \times  $\therefore D_A = Q_A \oplus Q_B \oplus X$ 23 logic diagram Step 6: CIK sequential Fig: Logic diagram of mealy circuit for given State diagram. 22/10/2014 sequential circuit for the State diagram 9: Realize the shown Below. X=0 (9 - X=0,X=1) State SIP Sol: Given state diag. has 3 states, one ilp, one olp. considering X -> ilp 24 Y -> 0/P Step1: State table Present State Next State output X=0 X=1 a 0 b C C 0 C C

Step 2: State Reduction

There is no possibility of state Reduction since no two states, Next states & olp's are same.

NO. of FF's Required

Determine no of FF's required using eq. n -> no. of FF's N-> no. of states

2 × 2 3

:. n=2

: FF's required = 2 FF'S using -> T FF'S

Step 4: State Assignment

Assign Binary values to states

a=00 , b=01 , c=10

Steps: Exitation table

Present	state	913	Next	State	EE	ilp's	OP
QA	QB	Х	PA+1	98+1	TA	TB	Y
0	0	0	0	1	0	-1	0
0	0	T	0	1	0	1	0
0	1	0	1	0	1	1	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	1
1	0	1	0	0	1	01	1

exitation talk

State 11 is unused state. .. Treat that state as don't care.

steps: K-map simplification

k-map simplification for FF's ilp functions and sequential circuit olp function.







Step6: LOGIC DIAGRAM




Fig: logic diagram of moore sequential ckt for given state diagram.

sequential circuit for State g: Design a clocked diagram below. rwodz

Sol: Given State diag. has 5 states with one ilp and one olp. considering.



state table Step1:

Present state	N6x4	21012 1 = X	olp (	
α	Ь	C	0	0
Ь	d	e'c	1	0
/ c	·[C-	d	0	0
4	a.	d	0	0
x e	(c	d	0	11

Next states and olp's are same. c 4 e states .: We can cancel either c on e State. if e is Cancelled than replace e with c.

## Reduced State table

present state	Next	State	010	(4)
(	×=0	X=1	x =0	X =
a	6	c	0	0
6	d	c		0
c	C	d	0	1
d	a	d	0	0

step 2: Determine NO of EF's required.

no of FF's required to design seq. cxt can be

determined by the eq.,

2/1 ≥ N N → NO of EE,7

No no of States.

2" ≥ 4 (: After state reduction N=4) : n=2

: no. of FF's required = 2 FF's using -> D-FF's.

step 3: State Assignment

Assign Binary values to states

a=00 , b=01 , c=10 , d=11

Stepy: Exitation table

(for procedure refer previous problem)


step 5: K-map simplification

step 6: Logic diagram

g: Design a clocked seq. circuit for state diagram shown below.

The given state diag. eno util states & sen. tlp & one olp.

considering X -> ilp Y -> 0(p.



Step1: state table

bhosent state	x=0 Next	state 1=x		(Y)
a	C	6	0	0
ь	d	C	0	0
C	Se	d	T	t
d	e	6	1	0
✓ e	(4	a	0	7)
f f	e.	4	1	0
x 8	[4	α	0	$_{\rm I}$

e & g states next states and old's are same. e (01) 8 State . If '9' 35 . We can cancel either cancelled then replace g with e.

# reduced state table

Prezent state	Next X=0	9t0+2 (= x	0/P(	x=1
a	C	6	0	0
6	d	c	0	0
c	6	d	1	1
~ d	e	& d	1	0/
e	fd	Q	0	
× x	(·e	f	ı	0
		1		

d and f states next states and old's are some ... We can cancel either d on f state. It is concelled than replace if with d

final reduced state table

state thesery	State tx911		0(b (A)	
	x=o	X=1	X=O	x=1
٩	С	6	0	٥
Ь	d	c	0	0
c	e	d	1	Ţ
d	e	d	1	D
. e	d	a	0	1

Step 2:

No., of EE,7 Ledmines = 3  $(:5_{\mu} 52$ 

FF'S USING -> D FF'S

Step 3: State Assignment

Assign knowy values to states a = 000, b = 001, c = 010, d = 011, e = 100

. estate becurre are 111, 011, 101

treat them as don't cares.

(i.e) for 101, 110, 111 States, Mext states and ilp and olp's are don't cares.

step 4: excitation table step 5: K-map simplification

step 6: Logic diagram

g:- Obtain the reduced state table and reduced state diagram for a sequential cut whose state diagram shown below.

has a states, one ilp of 10/p.

cansidering,

Step1: State table

Present state	Mext !	Ole		
	x =0	X=1		X=1
Q	a	6	0	0
ь	C	d	0	0
C	a	d	0	0
a	e	f	0	1
✓ e	a	f	0	3
f.	8e	4	0	1
× 8	a	f	0	0

.. e 4 g states wext states and old's are same ... We can cancel either  $\varrho$  on g state. If g' is cancelled then replace g with  $\varrho$ .

reduced state table

Present state	NEX4	state 1=x	0() X=0	P X21
a	a	6	0	0
ڪ	C	d	0	0
C	Q	d	0	0
~ q -	(6	& d	0	0
e	a	Ed	0	1
x f	(e	f	0	1.)

.. d 4 f States Next states and olp's are some.

.. We can cancel either d (01) f state If if is

cancelled then replace if with d'.


sival reduced state table

Present State	Next o	state 1=x	OLE	
a .	a	10	0	0
ь	C	d	0	0
c	,a	d	0	0
d	e	d	0	1
e	a	d	0	١

#### Reduced State diagram:



g:- Derive the transition table, state table & state diagram for the moore Sequential circuit given below



Sol: Step 1: Determine the FF ilp Eq.'s & the olpeq's

FF : llp eq's  $T_A = Q_B$   $K_A = \overline{X}Q_B$   $T_B = \overline{X}$   $K_B = Q_A \oplus X$ 

steps: Derive the transition eq.'s.

The transition eq.'s for JK FF's can be derived from the characteristic eq. of JK FF.

char. eq. of IK FF is Qn+1= IQn+ RQn

PAN = JAPA + RAPA

After substituting JA & KA equis.

Above eqn. becomes,

 $\therefore \left[ \varphi_{A+1} = \varphi_B \overline{\varphi}_A + (\overline{\times} \varphi_B) \varphi_A \right]$ 

9B+1 = JB9B + RB9B

After substituting IB & KB Egn's,

Above egn. becomes,

 $\therefore \left[ Q_{R+1} = \overline{\chi} \, \widehat{Q}_R + (\overline{Q}_A \oplus \overline{\chi}) Q_{\overline{G}} \right]$ 

Step 3: Transition table


brezen.	esent state		nt State Next state  x=0   x=1		OUTPUT	
Q <sub>A</sub>	QB	SAH	DE41	PAtt	BB+1	F
0	0	0	1	0	0	0
0	1	1	1	1	0	1
- 1	D	1	)	1	0	1
1	,	0	0	1	1	0

Step 4: State table

considering a=00, b=01, c=10, d=11.

brecent state	Next :	state 1=x	O(b (b)
a	Ь	Q	0
ь	d	c	1
С	d	C	
d	a	d	0

Step 5: State diagram



A	(01)	Q <sub>A</sub>				
A <sup>+</sup>	(70)	9 <sub>A+1</sub>	(01)	A (++1)	(OY)	9,+

} Different representation


and ilp x 4 olp y. is specified by the following Next state and olp equations.

A(t+i) = Ax + Bx

B(t+i) = A'x ; Y = (A+B)x'

- (i) Draw the logic diagram of the ckt
- (ii) Derive the State table (iii) Derive the State diagram.

200:- (1) togic diagram



for O = F, O(P = i|P.  $P_A = A(t+K)$  $P_B = B(t+1)$ 




ii) State table

		MEX	t 540	216			•
<b>LLERENT</b>	24016	×	=0	X=	1	OIP	(Y)
A	B	ALTHI	B(t+i)	A(t+i)	B(++1)	XED	X=
0	0	0	0	0	1	0	0
0	1	0	0	1	1	-1	0
1	0	0	0	1	0	1	0
1	1	0	0	Ţ	0	T.	0

(iii) state diagram

considering a=00, b=01 c= 10, d=11.



present	Next	state	OP	(y)
State	X=0	X=1	X=0	
a	Q	Ь	0	0
Ь	a	d	1	0
c	a	C	1	0
d	α	C	1	0

considering a=00, b=01, c=10, d=11



28/10/2014 \* Hazards :-

→ Hazards are unwanted switching transients that may appear at the olp of a circuit because different paths exibit different propagation delays.

→ Horards occur in combinational circuits, where they may cause a temparary false of value.

When this condition occurs in sequential circuits, it may result in a transition to a wrong stable state.

#### classification of Hazards :-

there are 3 different types of Hazards

static-o Hazard

(1) static Hazard

- static - 1 Hazard

- (ii) Dynamic Hazard
- (iii) Essential Hazard

#### 1. (i) Static - 1 Hazard :-

when a circuit output goes to momentowly 'o', where it has to remain at constant'!

Then we say that circuit has "static-1 Hazard"

i o i momentarily changes.

### ) Static - o Hazard :-

when a circuit output goes to moment - arily i' where it has to remain at constant o;

Then we say that circuit has "static-o Hazard".  $o \mid \cdot \mid o \rightarrow \text{Monnentarily}$  changes eig: static-o Hazard.

# 2. Dynamic Hazard :-


when the dp is supposed to change from o to i on it to o, it of changes more no. of times then this transient is called "Dynamic Hazard".

10110110 of change from 1 to 0

offor of change

Fig: Dynamic Hazard.

## combinational circuit with static-1 Hazard



Propagation delay of AND gate = 5 ns

.. Propagation delay of 1st path is 5ns 2nd path is 8ns.


This cut displays wrong olp of for 3ns when its changes from 111 to 1021,

3. Essential Hazards:


The state and dynamic Hazards can occur in combinational as well as sequential logic circuits.

- → Essential Hazards occur in sequential circuits only.
- → An Essential Hazard is caused by unequal delays along two or more paths that originate from the same input.
- 9:- Realize the boolean function  $T(x,y,z) = \xi(1,3,4,5)$ using logic gates for Hazard free.


Sol: K-Map simplification 4 logic circuit of above function T with Hazard are:



# logic circuit



FOY designing Hazard free circuit



(:: combined all the possible groups)

-1

ジャンスタナカマナガン

