

REGISTERS AND COUNTERSApplications of Flip-flops :-

- It can be used as a memory element.
- It can be used to eliminate key debounce.
- It is used as a basic building block in sequential circuits such as counters and Registers.
- It can be used as a delay element.

REGISTERS :-

- Register is a group of flip-flops.
- n-bit Register consists of 'n' number of flip-flops and it stores 'n' bit binary information.


Types of Shift Registers :-1. Serial In Serial Out shift register (SISO) :-

Fig: Data flow in SISO shift right register



Fig: Data flow in SISO shift left register.




Fig: 4-bit SISO shift left register.

i/p to reg 1011

clk	reg. o/p (Q <sub>A</sub> )	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	0	0	0
↑	0	0	0	1
↑	0	0	1	0
↑	0	1	0	1
↑	1	0	1	1
↑	0	1	1	0
↑	1	1	0	0
↑	1	0	0	0
↑	0	0	0	0

→ i/p data stored in register.

→ all 4 data i/p bits are transferred to o/p side

→ reg. cleared.




Fig: 4-bit SISO shift right register.


2. Serial IN Parallel OUT shift Register (SIPO) :-

Fig: data flow in SIPO shift right register.

In this case, data bits enters into register in serial, but o/p is taken in parallel.




Fig: 4-bit SIPO shift right register.

$D_{in} \rightarrow$  Serial data i/p

$Q_A Q_B Q_C Q_D \rightarrow$  4-bit parallel data o/p

### Register with parallel load:-

\* The transfer of new information into a register is referred to as loading Register.

\* If all the bits of Register are loaded simultaneously with a common clock pulse, we say that the loading is done in parallel.

### 3. Parallel IN parallel OUT shift register (PIPO):-




Fig: data flow in PIPO shift register.

Data bits are entered into reg in parallel and o/p is taken in parallel.




Fig: 4-bit PIPO shift register.

$X_A X_B X_C X_D \rightarrow$  parallel data i/p's

$Q_A Q_B Q_C Q_D \rightarrow$  4-bit parallel data o/p.

07/10/2014

### 4. Parallel IN serial OUT shift Register (PISO):-




Fig: Dataflow in PISO shift right register.

I/p data entered into register parallelly but o/p is taken

Serially.




Fig: 4-bit PISO shift right register.

$X_A X_B X_C X_D \rightarrow$  parallel data i/p's

If  $\text{shift/load} = 0$  then parallel data loads into reg.

when  $\text{shift/load} = 1$ , reg shifts the stored data to right

### \* Asynchronous (or) direct i/p's of flip-flops:-

#### i) Set (or) pre-set:-

If set i/p is high then flip-flop

o/p is '1' (for any data i/p) irrespective of data i/p's & clk i/p

If set is high  $\Rightarrow$  flip-flop will set  
If set is low  $\Rightarrow$  flip-flop will not set.

(ii) clear (or) reset :-


If reset i/p is high then flip-flop o/p is '0' (for any data i/p) irrespective of clk & data i/p's

\* Universal shift register :-

If the register has both <sup>shift</sup> (left & right) and Parallel load capabilities, it is referred to as universal shift register.

- acts like PISO, PIPO, SISO, SIPO
- acts like shift (right & left)
- (i.e) performs all operations.

Note:-



$S_0, S_1 \rightarrow$  are common selection i/p's, but not o/p's of previous mux. For simplicity we have drawn in the above way.

Fig:- 4-bit Universal shift register.

Function table :-

Mode control	Reg. operation
$S_1 \quad S_0$	
0 0	NO change
0 1	Shift right
1 0	Shift left
1 1	Parallel load

$I_3, I_2, I_1, I_0 \rightarrow$  Parallel i/p's

$A_3, A_2, A_1, A_0 \rightarrow$  Parallel o/p's

for '00' we observe all '0' connections in mux, gives o/p to  $D_1, D_2, D_3, D_0$ .

Similarly, for '11' we observe all '1' connections in mux, gives o/p to  $D_0, D_1, D_2, D_3$ .

\* Serial Adder :-

It performs Serial addition.

Block diagram:-




Fig: Serial Adder

Let us consider two <sup>4-bit</sup> numbers  $\rightarrow$   $\begin{array}{r} 1011 \\ + 1001 \\ \hline 10100 \end{array}$  Intermediate carry  
 considering A & B are 4 bit registers (SISO shift right reg)  
 A reg. content is 1011.  
 B reg. content is 1001.

serial adder performs operation.

$$A \leftarrow A+B$$

Arrow indicates dataflow direction.

when clk is applied reg's performs shift right operation.

During shift right, LSB comes out & goes to full Adder.

and FF adds A, B,  $C_{in}$  bits and transfers sum to A reg. & Cout to D-FF.

After performing serial addition contents of

reg A  $\rightarrow$  0100 (sum)

B  $\rightarrow$  0000

FF D  $\rightarrow$  1 (end carry)

### Serial Transfer :-




Fig: (a) serial transfer from reg. A to reg. B.




Fig: (b) Timing diagram

considering A & B are 4-bit SISO shift right reg's.


SO  $\rightarrow$  Serial out ; SI  $\rightarrow$  Serial In.

The above ckt performs operation

$B \leftarrow A$  or  $A \rightarrow B$  Arrow indicates direction of dataflow.

After performing register transfer operation  $A=B$

Fig (a) performs shift operation only when shift control is high because reg's receives clk i/p only when shift control = 1.



### serial transfer

Timing pulse	shift reg. A	shift reg. B
Initial value of reg.	1011	0010
After $T_1$	1101	1001
$T_2$	1110	1100
$T_3$	0111	0110
$T_4$	1011	1011

After  $T_4$ , both A & B reg's content is same.

(i.e.)  $A=B$ .



COUNTERS:-

A counter is a register capable of counting the number of clock pulses arriving at its clock input. Count represents the number of clock pulses arrived.

(or)

A counter is essentially a register that goes through a predetermined sequence of binary states.

\* counters are available in two categories.

1. Asynchronous counters.
2. Synchronous counters.

Asynchronous counters	Synchronous counters
<ol style="list-style-type: none"> <li>1. In this type of counter, flip-flops are connected in such a way that o/p of 1st FF drives the clk for the next FF.</li> <li>2. All the FF are not clocked simultaneously.</li> <li>3. Logic circuit is very simple even for more number of states.</li> <li>4. Main drawback of these counters is their low speed as the clk is propagated through no. of FF before it reaches last FF.</li> </ol>	<ol style="list-style-type: none"> <li>1. In this type, there is no connection b/w o/p of 1st FF and clk i/p of the next FF.</li> <li>2. All the FF are clocked simultaneously.</li> <li>3. Design involves complex logic circuits as no. of states increases.</li> <li>4. As the clk is simultaneously given to all FF, there is no problem of propagation delay. Hence they are high speed counters.</li> </ol>

Asynchronous (or) Ripple (or) serial counters (or) Non-synchronous counter:-

1. 3-bit Asynchronous up counter :-

An upcounter is a counter which counts in the upward direction. i.e. 0, 1, 2, 3, ..., n.

state diagram:-






Fig. 3-bit ripple up counter

using -ve edge triggered JK FF's.

counter o/p  $\rightarrow$   $Q_C$   $Q_B$   $Q_A$   
MSB LSB

o/p waveforms



\* The number of states through which the counter passes before returning to the starting state is called the modulus of the counter.

(or)

The mod number of a counter is the total no. of states it sequences through in each complete cycle.

\* Since a 3-bit counter has 8 states it is called a Mod-8 (or) modulus-8 counter. (or) modulo-8 counter.

3-bit ripple up counter using T-FF's.




Fig: 3-bit Asynchronous up counter using 've' edge triggered T-FF's.

counter o/p  $\rightarrow Q_C Q_B Q_A$   
MSB LSB

Note:- For designing ripple up counter using '+ve' edge triggered FF's connect 3 o/p's to clk i/p's of next flip-flops.




Fig: 3-bit ripple up counter using '+ve' edge triggered T-FF's.

counter o/p  $\rightarrow Q_C Q_B Q_A$   
MSB LSB

## 2. 3-bit Asynchronous down counter :-

Down counter counts in downward direction. (i.e)  $n, n-1, n-2, \dots, 2, 1, 0$ .

state diagram:-






Fig: 3-bit ripple down counter using 've' edge triggered T-FF's.

counter o/p  $\rightarrow Q_C Q_B Q_A$   
MSB LSB

O/p waveforms



## 3. Asynchronous Mod-10 counter (or) Decade counter (or)

BCD counter :-

state diagram:-




Fig: MOD-10 ripple counter.

counter o/p  $\rightarrow Q_D Q_C Q_B Q_A$   
MSB LSB

\* When counter o/p is  $1010$ , o/p of And gate becomes 1. Since o/p of And gate is connected to reset (or) clear i/p's of FF's, counter enters into 0000 state after 1010 state.

Truth table:-

CLK	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0

CLK	$Q_D$	$Q_C$	$Q_B$	$Q_A$
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0
11	0	0	0	1
12	0	0	1	0
13	0	0	1	1
14	0	1	0	0

## 4. Asynchronous Mod-12 counter :-

state diagram:-





Fig: Mod-12 ripple counter

counter o/p  $\rightarrow Q_D Q_C Q_B Q_A$   
MSB LSB

\* When counter o/p is  $1011$ , o/p of And gate becomes 1. Since o/p of And gate is connected to reset (or) clear i/p's of FF's, counter enters into 0000 state after 1011 state.

Truth table:-


CLK	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1

CLK	$Q_D$	$Q_C$	$Q_B$	$Q_A$
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	0	0	0	0
13	0	0	0	1
14	0	0	1	0
15	0	0	1	1
16	0	1	0	0
17	0	1	0	1

### 14/10/2024 Synchronous (or) Parallel counters :-

#### 1. 3-bit synchronous Binary up counter (or) Mod-8 Sync. counter:-

state diagram:-



Logic diagram:-




Fig:- MOD-8 Sync. counter

FF i/p's


$$J_A = K_A = 1$$

$$J_B = K_B = Q_A$$

$$J_C = K_C = Q_A Q_B$$

COUNTER o/p  $\rightarrow Q_C \ Q_B \ Q_A$   
MSB LSB

output waveforms:-



#### 2. 4-bit synchronous Binary up counter (or) Mod-16 counter:-

Block diagram:-




Fig:- MOD-16 Binary up counter

FF i/p's

$$J_A = K_A = 1$$

$$J_B = K_B = Q_A$$

$$J_C = K_C = Q_A Q_B$$


$$J_D = K_D = Q_A Q_B Q_C$$

COUNTER o/p  $\rightarrow Q_D \ Q_C \ Q_B \ Q_A$   
MSB LSB

16

#### 3. 4-bit synchronous Down counter (or) MOD-16 Down counter:-

state diagram:-



Logic diagram:-




Fig:- MOD-16 Down counter



FF i/p's

$$J_A = K_A = 1$$

$$J_B = K_B = \bar{Q}_A$$

$$J_C = K_C = \bar{Q}_A \bar{Q}_B$$

$$J_D = K_D = \bar{Q}_A \bar{Q}_B \bar{Q}_C$$

counter o/p  $\rightarrow$   $Q_D$   $Q_C$   $Q_B$   $Q_A$   
MSB LSB

Truth table (or) Function table :-

CLK	counter o/p			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	0	0	0	0
1	1	1	1	1
2	1	1	1	0
3	1	1	0	1
4	1	1	0	0
5	1	0	1	1
6	1	0	1	0
7	1	0	0	1
8	1	0	0	0
9	0	1	1	1

CLK	counter o/p			
	$Q_D$	$Q_C$	$Q_B$	$Q_A$
10	0	1	1	0
11	0	1	0	1
12	0	0	0	0
13	0	0	1	1
14	0	0	1	0
15	0	0	0	1
16	0	0	0	0
17	1	1	1	1
18	1	1	1	0
19	1	1	0	1

## \* Design of Synchronous counters :-

Q. Design synchronous MOD-5 counter using JK flip-flops.

Sol: Note:- If counter type is not mentioned then design up counter.

Step 1:- Determine number of flip-flops.


The no. of FF's required to design MOD-5 synchronous up counter can be determined by the equation,  $2^n \geq N$  where  $n \rightarrow$  no. of FF's  
 $N \rightarrow$  MOD no.

The possible value of 'n' which satisfies the above equation is 3.

Thus MOD-5 counter uses 3 FF's.

Step 2:- Flip-flop type - JK FF.

Step 3:- State diagram



Step 4:- Excitation table

Present stage			Next stage			FF i/p's					
$Q_C$	$Q_B$	$Q_A$	$Q_{C+1}$	$Q_{B+1}$	$Q_{A+1}$	$J_C$	$K_C$	$J_B$	$K_B$	$J_A$	$K_A$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	0	0	0	X	1	0	X	0	X
1	0	1	X	X	X	X	X	X	X	X	X
1	1	0	X	X	X	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X	X	X	X

JK FF  
Excitation table

$Q_n$	$Q_{n+1}$	$J$	$K$
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	X

Step 5:- K-map simplification

for  $J_C$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X

$\therefore J_C = \bar{Q}_B \bar{Q}_A$

for  $J_B$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X

$\therefore J_B = \bar{Q}_A$

for  $J_A$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X

$\therefore J_A = \bar{Q}_C$

for  $K_C$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X

$\therefore K_C = 1$

for  $K_B$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X


$\therefore K_B = \bar{Q}_A$

for  $K_A$

$Q_C$	$Q_B$	00	01	11	10
0	X	X	X	X	X
1	X	X	X	X	X

$\therefore K_A = 1$

Step 6:- Logic diagram



Q. Design MOD-10 Synchronous up counter using T-Flip-flops.  
(Decade counter / BCD counter / MOD-10 counter).

Sol: Step 1: Determine no. of FF's required.

$$2^n \geq N \quad \text{where } N \rightarrow \text{Mod No.}$$


$$2^n \geq 10 \quad n \rightarrow \text{no. of FF's.}$$

$$n = 4$$

$$\therefore \text{No. of FF's required} = 4$$

FF TYPE  $\rightarrow$  T-FF

Step 2: state diagram



Step 3: Excitation table

present stage				Next stage				FF i/p's			
$Q_D$	$Q_C$	$Q_B$	$Q_A$	$Q_{D+1}$	$Q_{C+1}$	$Q_{B+1}$	$Q_{A+1}$	$T_D$	$T_C$	$T_B$	$T_A$
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	0	0	0	0	1	0	0	1
1	0	1	0	X	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X	X
1	1	0	0	X	X	X	X	X	X	X	X
1	1	0	1	X	X	X	X	X	X	X	X
1	1	1	0	X	X	X	X	X	X	X	X
1	1	1	1	X	X	X	X	X	X	X	X

$\therefore$  T-FF excitation table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 4: K-map simplification

for  $T_D$

$Q_D \backslash Q_C Q_B Q_A$	00	01	11	10
00				
01			1	
11	X	X	X	X
10		1	X	X

$$\therefore T_D = Q_D Q_A + Q_C Q_B Q_A$$

for  $T_C$

$Q_D \backslash Q_C Q_B Q_A$	00	01	11	10
00			1	
01			1	
11	X	X	X	X
10			X	X

$$\therefore T_C = Q_B Q_A$$

for  $T_B$

$Q_D \backslash Q_C Q_B Q_A$	00	01	11	10
00			1	
01			1	
11	X	X	X	X
10			X	X

$$\therefore T_B = \bar{Q}_D Q_A$$

for  $T_A$

$Q_D \backslash Q_C Q_B Q_A$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$\therefore T_A = 1$$

Step 5: logic diagram

