







TLV3601, TLV3602, TLV3603

- JUNE 2021 - REVISED JULY 2022

# TLV360x 具有 2.5ns 传播延迟的 325MHz 高速比较器

#### 1 特性

快速传播延迟: 2.5 ns 低过驱动分散:600 ps 高切换频率: 325 MHz 窄脉宽检测功能: 1.25ns

推挽式输出

宽电源电压范围: 2.4 V 至 5.5 V 输入共模范围超出两个电源轨 200 mV

低输入失调电压:±5mV 输出端已知启动条件 TLV3603 特定功能:

- 可调迟滞控制引脚

- 锁存功能

• 封装: TLV3601 (SC70-5)、(SOT23-5)、TLV3603 (SC70-6)\

TLV3602 (VSSOP-8), (WSON-8)

提供功能安全

- 可提供用于功能安全系统设计的文档 [TLV3601/2]

- 可帮助进行功能安全系统设计的文档 [TLV3603]

#### 2 应用

- 激光测距仪
- 时钟和数据恢复
- 示波器和逻辑分析仪中的高速触发器功能
- 激光雷达中的距离感测
- 无人机视觉
- 高速差分线路接收器

# **OPA858** TLV3603 ► TDC LE/HYST $V_{BIAS}$ $V_{\mathsf{REF}}$ TLV3603 应用电路

#### 3 说明

TLV360x 是一款 325MHz 高速比较器, 具有轨到轨输 入和 2.5ns 的传播延迟。这两款比较器可快速响应,并 具有宽工作电压范围,非常适合激光雷达、测距仪和线 路接收器中的窄信号脉冲检测和数据与时钟恢复应用。


与替代高速差分输出比较器相比,TLV360x 系列的推 挽(单端)输出可以简化 I/O 接口的板对板布线并节省 相关成本,同时能够降低功耗。它们可以直接连接下游 电路中的大多数现行数字控制器和IO扩展器。

TLV3601 采用微型 5 引脚 SC70 和 SOT23 封装,因 此非常适合空间受限的设备,这些设备受益于比较器的 快速响应时间。TLV3603 采用 6 引脚 SC70 封装,速 度和大小与 TLV3601 保持相同,同时提供可调迟滞控 制和输出锁存功能等附加特性。TLV3602 是 TLV3601 的双通道版本,采用8引脚 VSSOP和 WSON 封装。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TLV3601	SC70 (5)	1.25mm × 2.00mm
	SOT-23 (5)	2.90mm × 1.60mm
TLV3603	SC70 (6)	1.25mm × 2.00mm
TLV3602	VSSOP (8) ( 预发 布 )	3.00mm × 3.00mm
1LV3602	WSON (8) ( 预发 布 )	2.00mm × 2.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



English Data Sheet: SNOSDB1



### **Table of Contents**

1 特性	1	7.4 Device Functional Modes	18
2 应用		8 Application and Implementation	<mark>20</mark>
- <del></del>		8.1 Application Information	20
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		9 Power Supply Recommendations	
6 Specifications		10 Layout	<mark>26</mark>
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	26
6.2 ESD Ratings		10.2 Layout Example	26
6.3 Recommended Operating Conditions		11 Device and Documentation Support	<mark>27</mark>
6.4 Thermal Information		11.1 Device Support	<mark>27</mark>
6.5 Electrical Characteristics		11.2 接收文档更新通知	
6.6 Timing Diagrams		11.3 支持资源	<mark>27</mark>
6.7 Typical Characteristics		11.4 Trademarks	
7 Detailed Description		11.5 Electrostatic Discharge Caution	
7.1 Overview		11.6 术语表	
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>27</mark>
1			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (November 2021) to Revision C (July 2022)	Page
• 为 TLV3602 添加了 VSSOP 和 WSON 封装选项 (处于"预发布"状态)	1
• 删除了 TLV3601 SOT-23 封装的"预发布"状态	1
Changes from Revision A (August 2021) to Revision B (November 2021)	Page
• 从 TLV3603 中删除了"预发布"	1
• 添加了 TLV3601 的 DBV 封装预发布选项	1
Added typical performance curves	10
Changes from Revision * (June 2021) to Revision A (August 2021)	Page
<ul><li>量产数据发布</li></ul>	1



# **5 Pin Configuration and Functions**




图 5-1. DCK, DBV Package 5-Pin SC70, SOT-23 Top View




图 5-2. DCK Package 6-Pin SC70 Top View

表 5-1. Pin Functions

	PIN		I/O	DESCRIPTION
NAME	TLV3601	TLV3603	] 1/0	DESCRIPTION
IN+	3	3	I	Non-inverting input
IN -	4	4	I	Inverting input
ОИТ	1	1	0	Output (Push-pull)
V <sub>EE</sub>	2	2	I	Negative power supply
V <sub>CC</sub>	5	6	I	Positive power supply
LE/HYS	-	5	I	Adjustable hysteresis control and latch






图 5-3. TLV3602 DGK, DSG Packages 8-Pin VSSOP, WSON

表 5-2. Pin Functions: TLV3602 (Dual)

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
IN1+	1	ı	Noninverting input, channel 1			
IN1 -	2	I	verting input, channel 1			
IN2 -	3	ı	Inverting input, channel 2			
IN2+	4	I	oninverting input, channel 2			
OUT1	7	0	Output, channel 1			
OUT2	6	0	Output, channel 2			
V-	5	Р	Negative (lowest) supply or ground			
V+	8	Р	Positive (highest) supply			
Thermal PAD		-	Connect directly to V- pin			



#### **6 Specifications**

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	MII	MAX	UNIT
Input Supply Voltage: V <sub>CC</sub> - V <sub>EE</sub>	- 0.:	3 6	V
Input Voltage (IN+, IN - ) <sup>(2)</sup>	V <sub>EE</sub> - 0.:	$V_{CC} + 0.3$	V
Differential Input Voltage (V <sub>DI</sub> = IN+ - IN - )	- (V <sub>CC</sub> - V <sub>EE</sub> + 0.3	) + (V <sub>CC</sub> - V <sub>EE</sub> + 0.3)	V
Output Voltage (OUT) <sup>(3)</sup>	V <sub>EE</sub> - 0.:	3 V <sub>CC</sub> + 0.3	V
Latch and Hysteresis Control (EE/HYS)	V <sub>EE</sub> - 0.:	$V_{CC} + 0.3$	V
Current into Input pins (IN+, IN - , \overline{LE}/HYS)(2)		±10	mA
Current into Output pins (OUT) <sup>(3)</sup>		±50	mA
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	- 6	5 150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 10 mA or less.
- (3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.3 V beyond the supply rails must be current-limited to 50 mA or less.

#### 6.2 ESD Ratings

			VALUE	UNIT
TLV3601	(DCK), TLV3603			
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V
TLV3601	(DBV)		-	
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±750	V	
TLV3602			-	
.,	V <sub>(ESD)</sub> Electrostatic discharge	ectrostatic Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		V
V(ESD)		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input Supply Voltage: V <sub>CC</sub> - V <sub>EE</sub>	2.4	5.5	V
Input Voltage Range (IN+, IN - )	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Latch and Hysteresis Control (LE/HYS)	V <sub>EE</sub> - 0.3	V <sub>CC</sub> + 0.3	V
Ambient temperature, T <sub>A</sub>	- 40	125	°C



#### **6.4 Thermal Information**

		TLV3601	TLV3601	TLV3602	TLV3602	TLV3603	
	THERMAL METRIC	DBV (SOT-23)	DCK (SC70)	DGK (VSSOP)	DSG (WSON)	DCK (SC70)	UNIT
		5 PINS	5 PINS	8 PINS	8 PINS	6 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	176.5	187.5	170.5	64.9	165.1	°C/W
R <sub>θ</sub> JC(top	Junction-to-case (top) thermal resistance	74.7	139.2	61.7	83.9	129.1	°C/W
R <sub>θ</sub> JC(bot tom)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	5.5	N/A	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	43.4	65.8	92.4	32.0	58.9	°C/W
ψ ЈТ	Junction-to-top characterization parameter	16.7	43.0	8.9	2.1	39.4	°C/W
ψ ЈВ	Junction-to-board characterization parameter	43.1	65.5	90.8	32.0	58.7	°C/W



### 6.5 Electrical Characteristics

 $V_{CC}$  = 2.5, 3.3 and 5 V,  $V_{EE}$  = 0 V,  $V_{CM}$  =  $V_{EE}$  + 300 mV,  $C_L$  = 5 pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC Input Characte	eristics					
V <sub>IO</sub>	Input offset voltage	T <sub>A</sub> = −40°C to +125°C	- 5	±0.5	5	mV
dV <sub>IO</sub> /dT	Input offset voltage drift			±3.0		μ V/°C
V <sub>CM</sub>	Input common mode voltage range	T <sub>A</sub> = −40°C to +125°C	V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V
V <sub>HYST</sub> (TLV3601)	Input hysteresis voltage	T <sub>A</sub> = −40°C to +125°C	1.5	3	5 <sup>(1)</sup>	mV
C <sub>IN</sub>	Input capacitance			1		pF
R <sub>DM</sub>	Input differential mode resistance			67		kΩ
R <sub>CM</sub>	Input common mode resistance			5		ΜΩ
I <sub>B</sub>	Input bias current	T <sub>A</sub> = −40°C to +125°C		1	5	uA
I <sub>OS</sub>	Input offset current			±0.03		uA
CMRR	Common-mode rejection ratio	$V_{CM} = V_{EE} - 0.2V \text{ to } V_{CC} + 0.2V$		80		dB
PSRR	Power-supply rejection ratio	V <sub>CC</sub> = 2.4 to 5.5V		80		dB
DC Output Charac	teristics					
V <sub>OH</sub>	Output high voltage from V <sub>CC</sub>	$I_{SOURCE}$ = 1 mA $T_A$ = -40°C to +125°C		60	80	mV
V <sub>OL</sub>	Output low voltage from V <sub>EE</sub>	$I_{SINK}$ = 1 mA $T_A$ = -40°C to +125°C		60	80	mV
I <sub>SC_SOURCE</sub>	Output Short-Circuit Current - Source	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	10	30		mA
I <sub>SC_SINK</sub>	Output Short-Circuit Current - Sink	T <sub>A</sub> = -40°C to +125°C	10	30		mA
Power Supply						
I <sub>CC</sub> (TLV3601)	quiescent current	Output being high $T_A = -40^{\circ}C$ to +125°C		4.9	7	mA
I <sub>CC</sub> (TLV3602)	quiescent current per channel	Output being high $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		4.9	7	mA
I <sub>CC</sub> (TLV3603)	quiescent current	Output being high $T_A = -40^{\circ}C$ to +125°C		5.7	7.8	mA
V <sub>POR (postive)</sub>	Power-On Reset Voltage			2.1		V
AC Characteristics	S				1	
t <sub>PD</sub>	Propagation delay	V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV		2.5	3.5 <sup>(1)</sup>	ns
t <sub>PD</sub>	Propagation delay	$V_{OVERDRIVE} = V_{UNDERDRIVE} = 50 \text{mV}$ $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			4.5 <sup>(1)</sup>	ns
∆ t <sub>PD</sub> (TLV3602 only)	Channel-to-channel propagation delay skew <sup>(2)</sup>	V <sub>CM</sub> = V <sub>CC</sub> /2, V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV, 50 MHz Squarewave		24		ps
t <sub>CM_DISPERSION</sub>	Common dispersion	V <sub>CM</sub> varied from V <sub>EE</sub> to V <sub>CC</sub>		80		ps
t <sub>OD_DISPERSION</sub>	Overdrive dispersion	Overdrive varied from 10 mV to 125 mV		600		ps
t <sub>UD_DISPERSION</sub>	Underdrive dispersion	Underdrive varied from 10mV to 125 mV		330		ps
t <sub>R</sub>	Rise time	10% to 90%		0.75		ns
t <sub>F</sub>	Fall time	90% to 10%		0.75		ns
t <sub>JITTER</sub>	RMS Jitter	$V_{IN}$ = 100m $V_{P-P}$ , $f_{IN}$ = 100MHz, Jitter BW = 10Hz - 50MHz		4		ps
f <sub>TOGGLE</sub>	Input toggle frequency	$ m V_{IN} = 200~mV_{PP}$ Sine Wave, When output high reaches 90% of V <sub>CC</sub> - V <sub>EE</sub> or output low reaches 10% of V <sub>CC</sub> - V <sub>EE</sub>		325		MHz
	Minimum allowed input pulse	V <sub>OVERDRIVE</sub> = V <sub>UNDERDRIVE</sub> = 50mV		1.25		ns

#### **6.5 Electrical Characteristics (continued)**

 $V_{CC}$  = 2.5, 3.3 and 5 V,  $V_{EE}$  = 0 V,  $V_{CM}$  =  $V_{EE}$  + 300 mV,  $C_L$  = 5 pF probe capacitance, typical at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Latching/Adj	ustable Hysteresis				
V <sub>HYST</sub>	Input hysteresis voltage	V <sub>HYST</sub> = Logic High		0	mV
V <sub>HYST</sub>	Input hysteresis voltage	R <sub>HYST</sub> = Floating		3	mV
V <sub>HYST</sub>	Input hysteresis voltage	$R_{HYST}$ = 150 k $\Omega$		30	mV
V <sub>HYST</sub>	Input hysteresis voltage	$R_{HYST}$ = 56 k $\Omega$		60	mV
V <sub>IH_LE</sub>	LE pin input high level	T <sub>A</sub> = −40°C to +125°C	V <sub>EE</sub> + 1.5		V
V <sub>IL_LE</sub>	LE pin input low level	T <sub>A</sub> = −40°C to +125°C		V <sub>EE</sub> + 0.35	V
I <sub>IH_LE</sub>	LE pin input leakage current	$V_{LE} = V_{CC}$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		15	uA
I <sub>IL_LE</sub>	LE pin input leakage current	$V_{LE} = V_{EE}$ , $T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$		40	uA
t <sub>SETUP</sub>	Latch setup time			- 1.4	ns
t <sub>HOLD</sub>	Latch hold time			7.2	ns
t <sub>PL</sub>	Latch to OUT delay			7	ns

- (1) Ensured by characterization
- (2) Differential propagation delay is defined as the larger of the two:

 $\triangle$  tPDLH = tPDLH(MAX) - tPDLH(MIN)

 $\triangle$  tPDHL = tPDHL(MAX) - tPDHL(MIN)

where (MAX) and (MIN) denote the maximum and minimum values

of a given measurement across the different comparator channels.

### **6.6 Timing Diagrams**




图 6-1. General Timing Diagram








图 6-2. Overdrive Dispersion




#### **6.7 Typical Characteristics**






























At T<sub>A</sub> = 25°C, V<sub>CC</sub> - V<sub>EE</sub> = 2.5 V to 5 V, V<sub>CM</sub> = 300 mV, R<sub>HYST</sub> = 150 k $\Omega$  (TLV3603 only), and input overdrive = 50 mV, unless otherwise noted.








#### 7 Detailed Description

#### 7.1 Overview

The TLV360x family are high-speed comparators with single-ended (push-pull) output stages. The fast response time of these comparators make them well suited for applications that require narrow pulse width detection or high toggle frequencies. The TLV3601 is available in a 5-pin SC70 and SOT23 package, while the TLV3603 is packaged in a 6-pin SC70. The TLV3602 is a dual channel version of the TLV3601 and is packaged in an 8-pin VSSOP and WSON package.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

The TLV3601,TLV3603, and TLV3602 are single and dual channel, high speed comparators with a typical propagation delay of 2.5 ns and push-pull outputs. The minimum pulse width detection capability is 1.25 ns and the typical toggle rate is 325 MHz. These comparators are well-suited for distance measurement applications that utilize a time-of-flight arechitecture as well as systems that suffer from capacitive loading and require data and clock recovery. In addition to their high speed, the TLV360x family offers rail-to-rail input stages capable of operating up to 200 mV beyond each power supply rail combined with a maximum 5 mV input offset. The TLV3603 also provides adjustable hysteresis via an external resistor for noise suppression or a latching mode to hold the output of the comparators.

#### 7.4 Device Functional Modes

The TLV3601 has a single functional mode and is active when the power supply voltage is greater than 2.4V. The TLV3603 has two modes of operation. The first is an active mode where the output reflects the condition at the inputs when an external resistor is connected to ground on the  $\overline{\text{LE}}/\text{HYS}$  pin. The second is a latch mode where the output is held at its last active state when the  $\overline{\text{LE}}/\text{HYS}$  pin is pulled low. The TLV3603 returns to active mode after a short delay when the pin is pulled high.

#### **7.4.1 Inputs**

The TLV360x family features input stages capable of operating 200 mV below negative power supply (ground) and 200 mV beyond the positive supply voltage, allowing for zero cross detection and maximizing input dynamic range given a certain power supply. The input stages are protected from conditions where the voltage on either pin exceeds this level by internal ESD protection diodes to VCC and VEE. To avoid damaging the inputs when exceeding the recommended input voltage range, an external resistor should be used to limit the current.

#### 7.4.2 Push-Pull (Single-Ended) Output

The TLV360x outputs have excellent drive capability and are designed to connect directly to CMOS logic input devices. Likewise, the comparator output stages can drive capacitive loads. Transient performance parameters in the Electrical Characteristics Tables and Typical Characteristics section are for a load of 5pF, corresponding to a standard CMOS load. Device performance for larger capacitive loads can be found in the typical performance curves titled Propagation Delay vs Capacitive Load. For optimal speed and performance, output load capacitance should be reduced as much as possible.



#### 7.4.3 Known Startup Condition

The TLV360x have a Power-on-Reset (POR) circuit which provides system designers a known start-up condition for the output of the comparators. When the power supply (VCC) is ramping up or ramping down, the POR circuit will be active when VCC is below  $V_{POR}$ . When active, the POR circuit holds the output low at VEE. When VCC is greater than or equal to  $V_{POR}$  as stated in  $\ddagger$  6.5, the comparator output reflects the state of the input pins.

▼ 7-1 shows how the TLV360x outputs respond for VCC rising. The input is configured with a logic high input to highlight the transition from the POR circuit control (logic low output) to a standard comparator operation where the output reflects the input condition. Note how the output goes high when VCC reaches 2.1V.



图 7-1. TLV3601/TLV3603 Output for VCC Rising

#### 8 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Adjustable Hysteresis

As a result of a comparator's high open loop gain, there is a small band of input differential voltage where the output can toggle back and forth between "logic high" and "logic low" states. This can cause design challenges for inputs with slow rise and fall times or systems with excessive noise. These challenges can be overcome by adding hysteresis to the comparator.

Since the TLV3601 and TLV3602 only has a minimal amount of internal hysteresis, external hysteresis can be applied in the form of a positive feedback loop that adjusts the trip point of the comparator depending on its current output state. See the Implementing Hysteresis section for more details.

The TLV3603 on the other hand has a LE/HYS pin that can be used to increase or eliminate the internal hysteresis of the comparator. In order to increase the internal hysteresis of the TLV3603, connect a single resistor as shown in the adjusting hysteresis figure between the LE/HYS pin and VEE. A curve of hysteresis versus resistance is provided below to provide guidance in setting the desired amount of hysteresis. Likewise, for applications where no hysteresis is desired, the LE/HYS pin can be connected to VCC.




图 8-1. Adjustable Hysteresis with an External Resistor




图 8-2.  $V_{HYST}$  (mV) vs  $R_{HYST}$  (k  $\Omega$ ),  $V_{CC}$  = 5 V



#### 8.1.2 Capacitive Loads

For capacitive loads under 100 pF, the propagation delay has minimum change (see Propagation Delay vs. Capacitive Load). However, excessive capacitive loading under high switching frequencies may increase supply current, propagation delay, or induce decreased slew rate.

#### 8.1.3 Latch Functionality

The latch pin for the TLV3603 holds the output state of the device when the voltage at the  $\overline{\text{LE}}/\text{HYS}$  pin is a logic low. This is particularly useful when the output state is intended to remain unchanged. An important consideration of the latch functionality is the latch hold and setup times. Latch hold time is the minimum time required (after the latch pin is asserted) for properly latching the comparator output. Likewise, latch setup time is defined as the time that the input must be stable before the latch pin is asserted low. The figure below illustrates when the input can transition for a valid latch. Note that the typical setup time in the EC table is negative; this is due to the internal trace delays of the  $\overline{\text{LE}}/\text{HYS}$  pin relative to the input pin trace delays. A small delay (t<sub>PL</sub>) in the output response is shown below when the TLV3603 exits a latched output stage.




图 8-3. Input Change Properly Latched




图 8-4. Latch Disable with Input Change

#### 8.2 Typical Application

#### 8.2.1 Implementing Hysteresis

A comparator may produce "chatter" (multiple transitions) at the output when there are noise or signal variations around the reference threshold; this causes the output to change states in rapid random successions

as the comparator input goes above and below the threshold of the reference. This usually occurs when the input signal is moving very slowly across the switching threshold of the comparator. This problem can be prevented by using the internal hysteresis feature of the comparator or by the addition of external hysteresis.

The TLV3603 has a  $\overline{\text{LE}}/\text{HYS}$  pin that allows for variable internal hysteresis depending on the resistor value connected between the pin and VEE, where increasing the resistance decreases the hysteresis to a minimum level.




图 8-5. Adjustable Hysteresis with a 150k $\Omega$  Resistor using TLV3603

Since the TLV3601 and TLV3602 only have a minimal amount of internal hysteresis, external hysteresis can be added in the form of a positive feedback loop. A non-inverting comparator with hysteresis requires a two-resistor network and a voltage reference (V<sub>REF</sub>) at the inverting input, as shown in Figure 8-6.




图 8-6. Non-Inverting Configuration for Hysteresis using TLV3601

#### 8.2.1.1 Design Requirements

For this design, follow these design requirements.

 PARAMETER
 VALUE

 Supply Voltage (V<sub>CC</sub>)
 5 V

 V<sub>REF</sub>
 2.5 V

 V<sub>HYS</sub>
 30 mV

 Lower Threshold (V<sub>L</sub>)
 2.485 V

 Upper Threshold (V<sub>H</sub>)
 2.515 V

表 8-1. Design Parameters

#### 8.2.1.2 Detailed Design Procedure

For the TLV3603, the hysteresis vs. resistance curve (Figure 8-2) can be used as a guidance to set the desired amount of hysteresis. Figure 8-2 shows that for a 30-mV hysteresis, a 150 k $\Omega$  resistor must be placed from the  $\overline{\text{LE}}/\text{HYS}$  pin to VEE.

For the TLV3601 and TLV3602, the following procedure can be used to add external hysteresis for a non-inverting configuration. Note that  $V_{HYST} \ll V_{REF}$ , so  $V_{HYST}$  can be ignored and is not included in the following equations for simpler calculation.



The equivalent resistor networks when the output is high and low are shown in Figure 8-7.

图 8-7. Equivalent Resistor Networks for Non-Inverting Configuration with Hysteresis

When  $V_{IN}$  is less than  $V_{REF}$ , the output is low. For the output to switch from low to high,  $V_{IN}$  must rise above the  $V_H$  threshold. Use Equation 1 to calculate  $V_H$ .

$$V_{H} = (R1 \times V_{REF}/R2) + V_{REF}$$
 (1)

When  $V_{IN}$  is greater than  $V_{REF}$ , the output is high. For the comparator to switch back to a low state,  $V_{IN}$  must drop below the  $V_L$  threshold. Use Equation 2 to calculate  $V_L$ .

$$V_L = [V_{REF} (R1 + R2) - V_{CC} x R1] / R2$$
 (2)

The hysteresis of this circuit is the difference between  $V_H$  and  $V_L$ , as shown in Equation 3.

$$\Delta V_{\text{IN}} = V_{\text{HYS}} = (V_{\text{CC}} \times \text{R1/R2}) \tag{3}$$

Select a value for R2. Plug in given values for  $V_{CC}$ ,  $V_{REF}$ ,  $V_H$ , and  $V_L$ . For the given example, R2 = 10 k $\Omega$ , and R1 is solved as 60  $\Omega$ .

For more information, please see Application Notes SNOA997 "Inverting Comparator with Hysteresis Circuit", SBOA313 "Non-Inverting Comparator With Hysteresis Circuit", SBOA219 "Comparator with and without hysteresis circuit".

#### 8.2.1.3 Application Curve




图 8-8. Hysteresis Transfer Curve using TLV3601/TLV3603

#### 8.2.2 Optical Receiver

The TLV360x can be used in conjunction with a high speed amplifier such as the OPA858 to create an optical receiver as shown in the figure below. The photodiode is connected to a bias voltage and is being driven with a pulsed laser. The OPA858 takes the current conducting through the diode and translates it into a voltage for a high speed comparator to detect. The comparators will then output the proper output signal according to the threshold set (V<sub>REF</sub>).




图 8-9. Optical Receiver

#### 8.2.3 Over-Current Latch Condition

When it is important for a system to detect a brief over-current condition, it is advisable to utilize the latching feature of the TLV3603. By latching the comparator output, the MCU is reassured not to miss the over-current occurrence. The circuit below shows one way to implement the latching function.

When an over-current condition is detected by the TLV3603, the output will go high. The occurrence of the output going high coupled with a logic high from the  $\overline{\text{RESET}}$  signal from the MCU will create a logic low signal at the output of the 2-channel NAND gate. This will cause the output of the TLV3603 to be held in a logic high state (latched), thus allowing the MCU to detect the fault condition regardless of how narrow the over-current condition persists. The addition of the NAND gate also provides a means of clearing the latch state of the comparator once the MCU is done processing the event. This is accomplished by the MCU passing a logic low state to the NAND input causing the  $\overline{\text{LE}}/\text{HYS}$  pin of the comparator to be returned to a logic high state. The TLV3603 latched status is cleared and the TLV3603 output can continue to track the status of the input pins.




图 8-10. Over-Current Latched Output Circuit



#### 8.2.4 External Trigger Function for Oscilloscopes

Below is a typical configuration for creating an external trigger on oscilliscopes. The user adjusts the trigger level by programming a DAC that the TLV360x can use as a reference. The input from an oscilloscope channel is then compared to the trigger reference voltage, and the comparator sends a signal to a downstream FPGA to begin a capture.




图 8-11. External Trigger Function

#### 9 Power Supply Recommendations

The TLV360x are specified for operation from 2.4 V to 5.5 V. While most applications will require single supply operation where VEE is connected to the ground plane and VCC is connected to the intended power supply level, the comparators can also be operated with split supplies. One caution when using split supplies is that the output logic levels are determined by the VCC and VEE levels. For example, if split supplies of +/- 2.5V are used, the output levels will be 2.5V and -2.5V accordingly. In addition, the logic level of the  $\overline{\text{LE}}/\text{HYS}$  pin will also be referenced to VEE. This means that the external hysteresis resistor on the TLV3603 needs to be connected between the  $\overline{\text{LE}}/\text{HYS}$  pin and VEE (not to ground) for proper operation.

Regardless of single supply or split supply operation, proper decoupling capacitors are required. It is recommended to use a scheme of multiple, low-ESR ceramic capacitors from the supply pins to the ground plane for optimum performance. A good combination would be 100 pF, 10 nF, and 1 uF with the lowest value capacitor closest to the comparator.



#### 10 Layout

### 10.1 Layout Guidelines

Comparators are very sensitive to input noise. For best results, adhere to the following layout guidelines.

- 1. Use a printed-circuit-board (PCB) with a good, unbroken, low-inductance ground plane. Proper grounding (use of a ground plane) helps maintain specified device performance.
  - Likewise, high performance board materials such as Rogers or high speed FR4 is also recommended.
- 2. Place a decoupling capacitor (100-pF ceramic, surface-mount capacitor) between V<sub>CC</sub> and
  - V<sub>EE</sub> as close to the device as possible. Using multiple bypass capacitors in different decade ranges such as 100-pF, 100-nF, and 1-μF provides the best noise reduction across frequency ranges.
- 3. On the inputs and the output, keep lead lengths as short and minimize capacitive coupling to the traces by having a keepout area around the traces that is 3x the width of the traces. It is also recommended to keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.

#### 10.2 Layout Example




图 10-1. TLV3603 Layout Example



### 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Development Support

LIDAR Pulsed Time of Flight Reference Design

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击 订阅更新 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 21-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3601DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3601	Samples
TLV3601DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3601	Samples
TLV3601DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JF	Samples
TLV3601DCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JF	Samples
TLV3603DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JI	Samples
TLV3603DCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1JI	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 21-Jul-2022

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV3601, TLV3603:

Automotive: TLV3601-Q1, TLV3603-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3601DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3601DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV3601DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3601DCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3603DCKR	SC70	DCK	6	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TLV3603DCKT	SC70	DCK	6	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3



www.ti.com 9-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3601DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV3601DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TLV3601DCKR	SC70	DCK	5	3000	183.0	183.0	20.0
TLV3601DCKT	SC70	DCK	5	250	183.0	183.0	20.0
TLV3603DCKR	SC70	DCK	6	3000	183.0	183.0	20.0
TLV3603DCKT	SC70	DCK	6	250	183.0	183.0	20.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司