

- (1) Set RB\_SPI\_MODE\_SLAVE in R8\_SPI\_CTRL\_MOD to 1, to configure SPI to slave mode;
- (2) Set RB\_SPI\_SLV\_CMD\_MOD in R8\_SPI\_CTRL\_MOD as needed, to select the slave first byte mode or data stream mode;
- (3) Set RB\_SPI\_FIFO\_DIR in R8\_SPI\_CTRL\_MOD, to configure the FIFO direction. If it is 1, FIFO is used to receive; if it is 0, FIFO is used to transmit;
- (4) Set RB\_SPI\_MOSI\_OE and RB\_SPI\_SCK\_OE in R8\_SPI0\_CTRL\_MOD to 0, and set RB\_SPI\_MISO\_OE to 1, and set GPIO direction configuration register (R32\_PA/PB\_DIR) to make MOSI pin, SCK pin and SCS pin as input, MISO pin as input (support connect multiple slaves under the bus; MISO will automatically switch to output after chip select; one master with one slave is also supported) or output (only for connection of one master with one slave). In SPI slave mode, the I/O pin direction of MISO can be set as output by GPIO direction configuration register, it can also automatically switch to output during the period of valid SPI chip select. But its output data is selected by RB\_SPI\_MISO\_OE, it outputs SPI data when it is 1, and it outputs data of GPIO data output register when it is 0. It is recommended to set the MISO pin as input, so that MISO does not output when chip select is invalid, so that SPI bus can be shared during multiple-device operation;
- (5) In 2-wire mode, SCK is unchanged, RB\_SPI\_MISO\_OE=0, and MOSI is not needed. In 3-wire mode, input (Rb \_ SPI \_ MISO \_ OE = 0 and pin set as input) and output (RB\_SPI\_MISO\_OE=1 and pin set as output) are realized by miso half-duplex, and the direction is manually switched.
- (6) Optional, set the preset data register (R8\_SPI\_SLAVE\_PRE) in SPI0 slave mode, used to be automatically loaded into the buffer for the first time after chip select for external output. After 8 clocks (that is, the first data byte is exchanged between the master and the slave), the controller will obtain the first data byte (command code) sent by the external SPI host, and the external SPI host obtains the preset data (status value) in R8\_SPI\_SLAVE\_PRE through exchange. The bit7 of R8\_SPI\_SLAVE\_PRE will be automatically loaded into the MISO pin during SCK low level period after the SPI chip select is valid. For SPI mode 0 (CLK is at low level by default), if the bit7 of R8\_SPI\_SLAVE\_PRE is preset, the external SPI host will obtain the preset value of bit7 of R8\_SPI\_SLAVE\_PRE by inquiring the MISO pin when the SPI chip select is valid but has no data transmission, thereby the value of bit7 of R8\_SPI\_SLAVE\_PRE can be obtained only by a valid SPI chip select (Usually a busy status is provided for the host, so that the host can quickly query);
- (7) Optional. If DMA is enabled, it is needed to write the start address of transceiver buffer to R16\_SPI\_DMA\_BEG and write the end address (not included) to R16\_SPI\_DMA\_END. It is recommended to set RB\_SPI\_DMA\_ENABLE after setting RB\_SPI\_FIFO\_DIR.

#### Data transmission:

- (1) Set RB\_SPI\_FIFO\_DIR in R8\_SPI\_CTRL\_MOD to 0, and the current FIFO direction as output;
- (2) Optional step. If DMA is enabled, it is needed to set RB\_SPI\_DMA\_ENABLE to 1 to enable DMA function;
- (3) Write multiple transmission data into FIFO register R8\_SPI\_FIFO, and the external host determines when to take it away. If DMA is enabled, DMA will automatically load FIFO to complete this step;
- (4) Query R8\_SPI\_FIFO\_COUNT, if it is not full, continue to write data to be sent to FIFO.