

\* Any input 0 will ~~will~~ NAND will be 1

always 1 {  $\bar{RD}$  = Read Data  
 $\bar{WD}$  = Write Data  
 $\overline{ZNTA}$  = Interrupt acknowledge

$0 = \text{NAND} = 1 = \text{Normal operation of chip}$   
 $1 = \text{NAND} = 0 = \text{all pin 0}$

$OR = 0$  ( $\bar{CS} = 1$ )  
 Ready = 1

$$\bar{CS} = \bar{RD} \quad (\text{Need to be same input})$$

$$\left. \begin{array}{l} RDX_1 = 1 \\ AEN_1 = 0 \end{array} \right\} \text{READY} = 1$$

\* Changing on  $\bar{RD}$  will change the output of READY, but it will effect after some time, not immediate. So, the current cycle will be consider as the normal operation. Value is changing almost immediate but ~~the clk pulse~~ will ~~be~~ effect from next pulse.


\* One pulse wait, connection will be on second Pin  
 2 pulse  $\Rightarrow$  3rd Pin

$$T_{wc} \Rightarrow 6w$$

\* Ensure that, make your microprocessor in wait stay unless and until about 600ns to 800ns  
 $T_3$  to  $T_4$   
 $T_{w3}$  wait pulse need to generate.

\*  $T_{w2}$  is not possible from this circuit.

So, if we need to wait upto  $T_{w2}$ , then we need to add another shift register 164 in parallel.



One Question in next Exam Must

## \* RAM & ROM

$\overline{CE} \Rightarrow$  chip enable

$\overline{OE} \Rightarrow$  output enable

$\overline{WE} \Rightarrow$  Write enable  
only for RAM

$D_0 - D_7 = 8\text{bit Data bus}$

$A_0 - A_{14} = 15\text{ bit address}$

$$= 2^{15}$$

$$= 32768$$

$$= 32\text{K} - 8\text{bit}/1\text{byte}$$

$$= 32\text{KB}$$

$$= 32\text{K} \times 8\text{bit}$$

$$= 32\text{K} \times 1\text{byte}$$

Standard

\* For RAM,


$$\text{memory space} = 2^{12} = 4096$$

$$= \frac{4096}{1024} = 4\text{K} \times 1\text{byte}$$

$$= 4\text{K} \times 8\text{bit}$$



## \* Memory bank:



LSB in binary,

0 = even  $\Rightarrow$  even addressed in Lower Bank  
 1 = odd  $\Rightarrow$  Upper bank

$A_{19} - A_1$  connected in Both bank

$A_0$  - is the LSB decide the even or odd bank


$\rightarrow 0 \Rightarrow$  activate even bank

Data bus  $D_0 - D_7$  connected in <sup>lower</sup> both bank

$D_8 - D_{15}$  connected in higher bank

## \* Recall data instruction in Memory

`MOV [Bx], AX  $\Rightarrow$`



$A_0$	$\overline{BHE}$	
0	1	Lower bank
1	0	Higher bank
0	0	Both
1	1	None

$\overline{BHE}$  = Bus High Enable

- when active, then  $D_8 - D_{15}$  need to read

$\rightarrow$  Connected with upper bank

Not possible according to structure

⊗ At a time 16 bit data bus not used. Either lower 8 bit  
on upper 8 bit.


3.12      two 62128 RAM

one input in OR gate is 0.

~~A0~~  $A_0$  and  $\overline{BHE}$  decides which RAM need to be  
active

74138  $\Rightarrow$  MUX

$A_{15} - A_{12} \Rightarrow$  Selection Pin



~~A0~~  
 $A_{15} - A_{12} = 0$

Total address = 00000 H - 07FFF H

$A_{12} - A_{16}$

$A_{12} - A_{16}$

$A_5 - A_{12}$

$\downarrow$   
0111  $\Rightarrow$  7