



North South University
Department of Electrical & Computer Engineering
LAB REPORT- 07

Course Code: CSE 231L

Course Title: Digital Logic Lab

Section: 08

Lab Number: 07

Experiment Name: Introduction to Flip-Flops and Shift Registers.

Flip-Flops and Shift Registers

Experiment Date: 29 May 2023

Date of Submission: 05 June 2023

Submitted by Group Number: 05

Group members:

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1. Syed Tashriful Alam	2212623042		
2. Md. Rafawat Islam	2122343642		
3. Joy Kumar Ghosh	2211424642		
4. Sazid Hasan	2211513642		
5. Md. Nifat Hossain	2212923042		

Course Instructor: Dr. Md. Abdur Razzak (Azz)

Submitted To: Pritthika Dhar

Experiments Name: Introduction to Flip-Flops and Shift Registers.

Objective :

- Learn about the concept of states in digital logic and how flip-flop circuits can be used to store state information.
- Understand the internal logic of J-K flip-flops and implement one using basic logic gates.
- Understand the relationship between J-K, T and D flip-flops and observe the characteristics of all three.
- Implement a shift register using D flip-flops and analyze its operation.

Apparatus:

- 1x IC 7402 2-input NOR gates.
- 1x IC 4073 3-input AND gates.
- 1x IC 7404 Hex Inverter (NOT gates).
- 2x IC 7474 (D FLIP-FLOP).
- Trainer Board.
- Wires.

Theory:

Flip-Flops:

Flip-Flops are essential components in digital circuits for storing binary data. They have inputs, an output, and a clock input. The clock signal determines when the flip flop updates its state based on the inputs. Different types include D, JK, and T flip flops. They have two stable states, "Set" and "Reset".

flip flops are used in sequential circuits like registers, counters, and memory elements. They are crucial in applications such as computer processors, communication systems and control systems, where synchronized data storage and manipulation are required.

JK, D ("Data" or "Delay") and T ("Toggle") are three common types of flip-flops used in digital logic circuit

In Case of the JK flip-flop ($J=Set$, $K=Reset$), the combination $J=1$, $K=0$ is a command to set the flip-flop (i.e., make the output, $Q=1$); the combination $J=0$, $K=1$ is a command to reset the flip-flop ($Q=0$); and the

Combination $J=K=1$ is a command to toggle the flip-flop, i.e., change its output to the logical complement of its current value. Setting $J=K=0$ maintains the current state.

Characteristic Table			Excitation Table			
J	K	Q_{next}	Q	Q_{next}	J	K
0	0	Q	0	0	0	X
0	1	0	0	1	1	X
1	0	1	1	0	X	1
1	1	\bar{Q}	1	1	X	0

Table B.1: JK flip-flops: Characteristic and Excitation Tables

The T flip-flop changes state ("toggles") whenever the input T is high and clock input is strobed. If the T input is low, the flip-flop holds the previous value when given a clock pulse. Table B.2 shows the characteristic and excitation table for the T-flip-flop.

Characteristic Table		Excitation Table		
T	Q_{next}	Q	Q_{next}	T
0	Q	0	0	0
		0	1	1
1	\bar{Q}	1	0	1
		1	1	0

Table B.2: Tflip-flop: Characteristic and Excitation Tables

The D flip-flop captures the value of the D-input at a definite portion of the clock cycle (such as the rising edge of the clock). That captured value becomes the Q output. At other times, the output Q does not change.

Characteristic Table		Excitation Table		
D	Q _{next}	Q	Q _{next}	D
0	0	0	0	0
		0	1	1
1	1	1	0	0
		1	1	1

Table B.3: D flip-flop: Characteristic and Excitation Tables

Registers:

A register is a digital circuit component used for storing and manipulating binary data. It consists of multiple flip flops connected. Registers can store multiple bits of data simultaneously and retain their values until updated. They are commonly used for temporary storage, data transfer between different parts of a digital system. Registers can be parallel-in-parallel-out (PIPO), parallel-in-serial-out (PISO), serial-in-parallel-out (SIPD), or serial-in-serial-out (SISO), depending on the arrangement of their inputs and outputs. Registers play a vital role in various applications like memory units, data processing systems. A register that can shift its binary information either left or right.

on its left called a shift register. All flip-flops receive a common pulse which causes the shift from one stage to the next.

Circuit Diagram:




Fig.: JK Flip Flop using AND & NOR




Fig.: T flip flop using JK




Fig.: D flip flop using JK




Fig.: Right shift Register

Experimental procedure:

Experiment-1:

01. first, we construct the circuit for the J-K flip flops as the pin diagram shown in the Circuit Diagram section (Fig D.1.1).
02. After that, we complete the truth table (Table F.1.1) according to the characteristic of J-K flip-flops.
03. Then we start to test our circuit according to the truth table. In each step we set the value for J and K and send one clock pulse then we match it with the output of our truth table.
04. Then test more as given below:
 - set both J and K to 0.
 - Set J to 1 (keep K at 0).
 - Once again, set both J and K to 0.
 - Now, set K to 1 (keep J at 0).
 - finally, set both J and K to 1.

finally, we completed this experiment.

Experiment-2:

01. for this experiment we just changed some connection of our previously built circuit for J-K.
02. For making T flip-flop we just connect the K with J, so that input will be the same.

Q3. Then we started to complete the truth table for T flip flop (Table F.2.1) by giving various input in J, given below:

- first, we set the input (T) to 0 and send several clock pulse. And found the output for each pulse is 0.
- Then, we set T to 1 and send one more clock pulse. We found output as 1.
- Then, we set T to 0 while the output is 1 and found that the output is 1.
- Then, we set T to 1 while the output is 1 and found that the output is 0.

Q4. Then we convert the T flip flop into D flip flop by adding a NOT gate between the connection from J to K.

Q5. Then, we complete the truth table (Table F.2.2) for D flip flop by giving various inputs as given below:

- first, we give 0 to D and send several clock pulse. In each clock pulse we found the output 0.
- Then, we give 1 to D and send more clock pulse. In this case every clock pulse we found 1 as output.
- finally, we completed this experiment for T and D flip-flops.

Experiment-3:

01. In this experiment, first we complete the truth table for a Right Shift Register in Table F.3.1.
02. Then we construct the truth table as the pin diagram shown in the Circuit Diagram section. We inactive all the Set and Reset pin by giving a constant input of 1.
03. After implementing it we started to test our circuit as the truth table.
04. First, we gave an input of 1 and found the output of 1xxx.
05. Then, we gave an input of 0 and found the output as 01xx. It looks, 1 is shifted by one digit right and 0 enters in the beginning.
06. Then, we gave an input of 1 and found the output as 101x. It's shifting right again.
07. After that, we gave an input of 0 and found the output of 0101. Finally, we completed this experiment of shift register.

Simulation: Attached.

Experimental Data Table:

F.1 Experimental Data (JK flip-Flop using AND and NOR gates):

J	K	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	1	0
1	0	1	0
1	0	1	0
1	1	0	1

Table F.1.1

F.2 Experimental Data (T and D flip-Flops using J-K flip-Flops):

T	Q
0	0
1	1

Table F.2.1

D	Q
0	0
1	1

Table F.2.1

F.3 Experimental Data (Right Shift register using D flip-Flops):

Status	Input	Output
Initial state	X	xxxx
T1	1	1xxx
T2	0	01xx
T3	1	101x
T4	0	0101

Table F.3.1

Results: As our every truth table and output data matched with the characteristic table and excitation table of J-K, T, D flip-flop, we can say that we successfully completed this Experiment.

Questions and Answers (Q/A):

E.2: Difference between T and D flip-flops:

In D flip-flop whatever we give as input, output will be the same as input. On the other hand, T flip flop, a set of characters such as, if we give input 0 then the output will not change, it will be same as previous output. If we give input as 1 then the output will change like it will perform a toggle.

E.3.1:

Shift registers are digital components used in electronics to convert data between parallel and serial formats. They enable the efficient transfer of multiple bits of data in a sequential manner. With their clock-controlled shifting operation, shift registers can convert parallel data into a serial stream for transmission over serial communication channels. They play a crucial role in various applications, including serial systems, communication interfaces, data transmission protocols, and storage. Shift registers simplify data transfer between devices with different data formats and optimize the utilization of communication channels.

E.3.2:

If the output of the last D flip-flop in the register was connected to the input of the first D flip-flop, then it will work as a ring counter. If the initial state is 0111 then

0111 (initial)

1011 (1st clock pulse)

1101 (2nd clock pulse)

1110 (3rd clock pulse)

0111 (4th clock pulse)

1011 (5th clock pulse)

Discussion:

From this experiment we learned a lot about the characteristic and Excitation table for J-K, T, and D flip-flops. We observe the behavior of each flip-flops. We learn why we need these flip flop in digital logic. We learn to construct a register using D flip-flop, also we built J-K flip flop using basic gates. We know the relation and difference between these three flip-flops. In this experiment we don't face any problems. We successfully completed this lab within given time.

F. Data Sheet:

Instructor's Signature:

Group:	Date:
Section:	Report:

F.1 Experimental Data (JK Flip-Flop using AND and NOR gates):

J	K	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	1	0
1	0	1	0
1	0	1	0
1	1	0	1

Table F.1.1

F.2 Experimental Data (T and D Flip-Flops using J-K Flip-Flops):

T	Q
0	0
1	1

Table F.2.1

D	Q
0	0
1	1

Table F.2.1

F.3 Experimental Data (Right shift register using D Flip-Flops):


States	Input	Output
Initial State	X	XXXX
T1	1	01XXX
T2	0	010XX
T3	1	101X
T4	0	0101

Table F.3.1

Prithika


22/5/23/29/5/23

Bonus → 1 +





Joy Kumar Ghosh
ID: 2211424642
Group: 05

Name: Sazid Hasan
ID:2211513642



Name: Sazid Hasan
ID:2211513642







Name: Md. Rafawat Islam
ID: 2122343642
Group no: 5
Lab-7



Name: MD. NIFAT HOSSAIN
ID:2212923042
Group: 05





Name: Syed Tashriful Alam
ID: 2212623042