Flag Register

ODITS Z'A'P'C

Parity ⇒
even = 1
odd = 0

Memory Address
CS ⇒ IP
SS ⇒ SP, BP
DS ⇒ BX, DI, SI
ES ⇒ DI

Instruction List

↓PUSH AX
↑POP CX
} SP

H, L
L, H

PUSHF | POPF
PUSHA | POPA
→ AX, CX, DX, BX, SP, BP, SI, DI

LEA AX, variable name

LDS = Load Data Segment

LSS BX, [SP]

LES

MOVSB/W/D/Q ⇒ SI, DI
↳ CX, D, REP

CLD = Clean D = 0

STD = Set D = 1

LODSB/W/D/Q ⇒ SI, AX

STOSB/W/D/Q ⇒ AX, DI

INSB/W/D/Q ⇒ DI, DX

OUTSB/W/D/Q ⇒ SI, DX

XCHG = Exchange

XLAT ⇒ AL = [AL + BX]

IN ⇒ AL, DX

OUT ⇒ DX, AL

CMP ⇒ Subtraction

1000 = $-2^3 = -8$

$-2^n \cdots 0 \cdots 2^n - 1$
2^{n+1}

MUL / IMUL BX
DX-AX = AX · BX

DIV / IDIV BX
AX = DX-AX / BX
DX = remainder

CF/OF = 0, extend
1, not extend

CBW
CWD
} for extend

ADD, ADC, INC

SUB, SBB, DEC

AND = Clear
OR = Set
XOR = 1' compliment
= Clear
TEST = AND operation
- only ≥ flag

NOT = logical inversion

NEG = Arithmetic Inversion

BSF = Bit Scan Forward →

BSR = Bit Scan Reverse ←

SHL AX, 1 ←

SHR →

SAL ←

SAR →

ROR AX, 1

ROL

RCR

RCL

SCASB/W/D/Q ⇒ DI, AX

CMPSB/W/D/Q ⇒ SI, DI

REPE / REPNE | D, CX

Procedure

Default ↑ NEAR/FAR

Name PROC
- - -
- - -
RET
name ENDP

MACRO

name MACRO ← Parameter
- - -
- - -
ENDM

Vector Table = 1kB

Interface

8086 vs 8088
- Data Pin
- 34 & 28
- MAX{MN}
BHE ↳ M/IO

8284A ⇒ Clock generator

DC
input = 0.8 - 2.0
output = 0.45 - 2.4
TTL, output = 0.40 - 2.4
Noice = 0.8 - 0.45

74244 = one way buffer
74245 = Both way buffer



74373 = Latch
↳ D-flipflop + buffer

164 = shift register

Latch - 373

G = Clock = ALE
$\overline{OE}$ = fixed ground

Buffer - 245

G = Data Enable = $\overline{DEN}$
DIR = DT/$\overline{R}$

Buffer - 244

$\overline{OE}$ = Output

Reset-Block



Wait State Generation

RDY1 = variable
$\overline{AEN_1}$ = 0
RDY2 = 0
164 - SI = 1
$\overline{RD}$ = $\overline{CS}$

ROM

$\overline{OE}$ = Output Enable
$\overline{CE}$ = Chair enable

RAM

$\overline{OE}$
$\overline{CE}$
$\overline{WE}$ = Write enable

Memory Bank

A_{19}-A_0 = Both
D_{15}-D_8 = Upper
D_7-D_0 = Lower
$\overline{BHE}$ = Upper
A_0 = Lower
Lower = even
Upper = odd

74138 = MUX 3bit
139 = mux 4bit 2x

IC 138

CBA = Selection
G1 = 1
$\overline{G2A}$ = $\overline{G2B}$ = 0

RAM-Interface

$\overline{OE}$ = $\overline{MEMR}$ = A11
$\overline{WE}$ = $\overline{MEMW}$ = A11
$\overline{CE}$ = OR ⇒ One = output of mux
another = $\overline{BHE}$ & A0
↓ Upper ↓ Lower

EPROM-Interface

$\overline{OE}$ =
$\overline{CE}$ =

0 = even } Lower
1 = odd }
2 = even } Upper
3 = odd }

$\overline{BHE}$ / MEMR } odd EPROM
MEMR / A_0 } even EPROM
→ $\overline{OE}$

$\overline{CE}$
↓
From mux
even = lower 8bit
odd = higher 8bit

PROM = OR
PAL = AND
PLA = Both
} Programmable

DAC

$I_T = \frac{V_{Ref}}{R \cdot 2^n}$ (total current)
↓ in Binary multiply increasing

$N_0 I = I_T \cdot R'$
$= \frac{V_{Ref} \cdot R'}{R \cdot 2^n}$ (current)

Stepper Motor



ROL = Clock
ROR = Clock'
initial = 1100 1100
C C

PPI 8255A

$\overline{RD}$	Determine Address for port
$\overline{WR}$	
A_1	
A_0	
Reset	Determine Control Word
$\overline{CS}$	

0 = Reset
1 = Set
D_3-D_1 = for pin

1 = input
0 = output
Determined AND mask

Diagram Draw

8086 – Microprocessor
8088 – Microprocessor
244 – One way buffer
245 – two way buffer
373 – Latch
8284A – Clock Generator
164 – shift Register – Wait state diagram
139 – Mux 4 bit 2x
138 – Mux 8 bit
2732 – EPROM
62128 – RAM
AD558 – DAC (~~520~~)
16L8 – PLA
stepper Motor – Diagram
8255A – Phenipheral Device (Port Related)
8254 – Counter

Mode-0 = interrupt ⇒ Low - High
mode-1 = Retriggerable one shot (Hardware ⇒ Low - High
Mode-2 = Continuous pulse ⇒ all high, last count low
Mode-3 = Square wave ⇒ half high, half low
Mode-4 = strobe ⇒ high - end one low
Mode-5 = strobe ⇒ just rising edge