

North South University

Department of Electrical & Computer Engineering

Lab Report

Experiment No:

06

Experiment Title:

Design of an ALU.

Course Code:

CSE332L

Section:

10

Course Name:

Computer Organization & Architecture Lab

Lab Group #:

03

Written By:

Joy Kumar Ghosh - 2211424

Date of Experiment:

03 October, 2023

Date of Submission:

10 October, 2023

Group Members ID:	Group Members Name:
2131077	Md Saadat Tariq
2131414	Rafia Ferdous Duti
2031004	Arshad Uzzaman Sarkar
2211424	Joy Kumar Ghosh
1921308	Kazi Sayera Binte Zaman

Objective:

- Build 1 bit ALV with specific set of instructions.
- Incomponate equality check, overflow detection and other necessary flags.
- Build 16 bit ALU by connecting 16 one bit ALU.

Equipment:

- Logisim software

Block Diagram:




Fig 61: Block Diagnam of 16 bit ALU.

Cincuit Diagnam:




Fig 6:2: Cincuit Diagnam of one bit ALU.

Discussion:

In this experiment, we needed to build a 16-bit ALU. First, we construct a 1-bit ALU in the Logisim Lothware. We used 1x AND and 1x OR for the logical operation, 1x Adden for the arithmetic operation, 1x Mux for selecting the operation and another MUX and AND gate wed to make a complement output of the input B. Then, we copied that 1-bit ALV and connected 16 times to build our 16-bit ALV. connecting lots of wines together was critical, but the tunnel probe system made this easy. Hence, we learned to build a 16-bit ALU and its operation procedure.

