

**North South University**  
Department of Electrical & Computer Engineering  
**LAB REPORT- 05**

Course Code: CSE 231L

Course Title: Digital Logic Lab

Section: 08

Lab Number: 05

Experiment Name: Binary Adder, Subtractor and BCD Adder.

**Binary Arithmetic**

Experiment Date: 10 April, 2023

Date of Submission: 08 May, 2023

Submitted by Group Number: 05

Group members:

Name	ID	Obtained Mark Simulation [5]	Obtained Mark Lab Report [15]
1. Md. Rafawat Islam	2122343642		
2. Sazid Hasan	2211513642		
3. Joy Kumar Ghosh	2211424642		
4. Syed Tashriful Alam	2212623042		
5. Md. Nifat Hossain	2212923042		

Course Instructor: Dr. Md. Abdur Razzak (Azz)

Submitted To: Pritthika Dhar

Experiments Name: Binary Adder, Subtractor and BCD Adder.

Objective:

- Understand the concept of binary Addition and subtraction
- Learn about Half and Full binary Adders.
- Perform binary addition and subtraction using IC 7483.
- Understand the concept of BCD addition and implement a BCD adder using IC 7483

Apparatus:

- 2 x IC 7483 4-bit binary Adder.
- 1 x IC 7486 Quadruple 2-input XOR gates.
- 1 x IC 7408 Quadruple 2-input AND gates.
- 1 x IC 7432 Quadruple 2-input OR gates.
- Trainer Board.
- Wires.

## Theory:

Digital computers perform a variety of information-processing tasks. Among the functions encountered are the various arithmetic operations. The most basic arithmetic operation is the addition of two binary digits. Adder manages these additions' operations. There are two kinds of Adders Half Adder and Full Adder. Combining two Half Adders, one Full Adder is built.

## Half Adder:

Half Adder is a combinational logic circuit that adds two single-bit binary numbers and produces two output bits: the sum and the carry. It is called a 'half' adder because it can only add two bits and cannot handle any carry input from previous stages.

The truth table for a half-adder is as follows:

Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Therefore, the logical expression for the sum and carry outputs are:

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

The half-adder circuit can be implemented using two logic gates: an XOR gate for the sum output and an AND gate for the carry output.

The two input bits are connected to both gates and the outputs of the two gates are the sum and carry bits, respectively.



### Full Adder:

A full Adder is a combinational logic circuit that adds three single-bit binary numbers (i.e. three bits) and produces two output bits: the sum and the carry. Unlike a half adder, a full adder can handle an input carry from previous stages.

The truth table for a full-adder is as follows:


Input			Output	
A	B	carry <sub>in</sub>	Sum	carry <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Therefore, the logical expression for the sum and carry outputs are:

$$\text{Sum} = A \oplus B \oplus \text{Carry}_{in}$$

$$\text{Carry}_{out} = AB + \text{Carry}_{in}(A \oplus B)$$

The full adder circuit can be implemented using three logic gates: two XOR gates for the sum output and one OR gate and one AND gate for the carry output. The three input bits are connected to the XOR gates, and the output of the XOR gates are connected to the OR and AND gates to produce the carry and sum bits.



Circuit Diagram:





Figure D.2.1: BCD Adder Circuit

## Experimental Procedure:

### Binary Adder Subtractor:

1. First, we select four switches to represent the bits of input A and another four more binary switches to represent the bits of input B.
2. Then we select another switch for the mode chosen (carryin)
3. Then we construct the circuits according to the pin details in the circuit diagram section.
4. Then we choose four LEDs to view the output sum and another LED for the output carry.
5. Then we test the circuit with the data in Table F.1.1.

### BCD Adder:

1. First, we complete Table F.2.1 and F.2.2 for the BCD sum.
2. Then, we construct the circuit

shown in Figure D.2.1

3. We use the first adder output as the input of the second adder.
4. We built the circuit according to the pin details shown in circuit D.2.1
5. Then we test the circuit with the data in Table F.2.2.

Simulation:

Attached

Experimental Data Table:

F.1 Experimental Data (4-bit Binary Adder-Subtractor):

Operation	M	A	B	C <sub>4</sub>	S <sub>4</sub> S <sub>3</sub> S <sub>2</sub> S <sub>1</sub>
7+5	0	0111	0101	0	1100
4+6	0	0100	0110	0	1010
9+11	0	1001	1011	1	0100
15+15	0	1111	1111	1	1110
7-5	1	0111	0101	1	0010
4-6	1	0100	0110	0	1110
11-2	1	1011	0010	1	1001
15-15	1	1111	1111	1	0000

Table F.1.1

## F.2 Experimental Data (BCD Adder):

Decimal Value	Binary Sum					BCD Sum				
	K	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>	C	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	1
2	0	0	0	1	0	0	0	0	1	0
3	0	0	0	1	1	0	0	0	1	1
4	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	1	0	0	1	0	1
6	0	0	1	1	0	0	0	1	1	0
7	0	0	1	1	1	0	0	1	1	1
8	0	1	0	0	0	0	1	0	0	0
9	0	1	0	0	1	0	1	0	0	1
10	0	1	0	1	0	1	0	0	0	0
11	0	1	0	1	1	1	0	0	0	1
12	0	1	1	0	0	1	0	0	1	0
13	0	1	1	0	1	1	0	0	1	1
14	0	1	1	1	0	1	0	1	0	0
15	0	1	1	1	1	1	0	1	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	0	1	1	1
18	1	0	0	1	0	1	1	0	0	0
19	1	0	0	1	1	1	1	0	0	1

Table F.2.1

Operation	A	B	overflow carry	Sum
9+0	1001	0000	0	1001
9+1	1001	0001	1	0000
9+2	1001	0010	1	0001
9+3	1001	0011	1	0010
9+4	1001	0100	1	0011
9+5	1001	0101	1	0100
9+6	1001	0110	1	0101
9+7	1001	0111	1	0110
9+8	1001	1000	1	0111
9+9	1001	1001	1	1000

Table F.2.2

Results:

After implementation of our circuits, we test it with the data table F.1.1, F.2.1; and we get the exact output as the table.

## Questions and Answers (Q/A):

01. In this experiment, we use XOR gates for the input of B to convert in the first complements, and then we use the M bit as carryin to convert the B to the second complements.

Truth Table of XOR Gates:

Input		Output
A	B	
0	0	0
0	1	1
1	0	1
1	1	0

According to the truth table, when the M bit is 0, the inputs of B will not change. And when the M bit is 1, inputs of B will invert. We know that for the subtractor, we need to convert the negative number to second

complements then we can add and get the subtractor result. We use M bit as a mood choice, like 0 for add and 1 for subtractor. When M is 0, the input of B will not change, and the adder will add the number. When M is 1, the input of B will invert, which means B will convert into a first complement. And then, M bit will enter as carry so that B will convert into second complements and adder will then add the number and show out the subtractor result.

02. Simulation attached

03. In our BCD adder circuit, Top Adder IC will take input of A and B, add them, and give the output with a carry.

And the bottom Adder IC will take the top adder's output as input, and another input will be 0110 or 0000. In this case, OR and AND gates will build logic to decide when to add 0110 and 0000. Here we can see that if the carry output of the top Adder IC is 1, it will add 0110 as input for the bottom adder IC. In another case, if  $S_4$  and  $S_3$  are 1 or  $S_4$  and  $S_2$  are 1, it will add 0110 as input for the bottom adder IC. In other cases, it will add 0000 as the input for the bottom adder IC. Then the bottom Adder IC will give the exact output of BCD sum.


The principles behind BCD sum:  
From 0 to 9, Binary sum and

BCD sum are the same. From 10 to 19, the BCD sum is the same as the Binary sum of 0-9; just a carry bit 1 will be added before the BCD sum. BCD is Binary coded Decimal. Every bit of a Decimal number will represent a 4-bit Binary number. From 10 to 19, MSB is '1' and LSB is 0-9. That's why BCD sum is the same as 0-9. just an extra 1 bit in the front.

#### Discussion:

Through this experiment, we understand the concept of binary addition and subtraction. We can use Half and Full Binary Adders. We can do addition and subtraction by using

this adder. We also learn the concept of BCD sum. In the first part, our circuit was unable to do a subtractor. Later we identified that the Adder IC was damaged. Then we replace the IC and get the accurate result. In the second part, we don't face any problems and complete within the time. In short, we learned about the adder and subtractor circuits.



Name: Joy Kumar Ghosh  
ID: 2211424642  
Lab: 05  
Group: 05

## F. Data Sheet:

Group: 05	Section: 08	Instructor's Signature: .....
		Date: 03/04/2023

## F.1 Experimental data (4-bit Binary Adder-Subtractor):

Operation	M	A	B	C4	S4 S3 S2 S1
7+5	0	0111	0101	0	1100
4+6	0	0100	0110	0	1010
9+11	0	1001	1011	1	0100
15+15	0	1111	1111	1	1110
7-5	1	0111	0101	1	0010
4-6	1	0100	0110	0	1110
11-2	1	1011	0010	1	1001
15-15	1	1111	1111	1	0000

Table F.1.1

Priti Bhilka Dhaor

03/04/23

## F.2 Experimental Data (BCD Adder):

Decimal Value	Binary Sum					BCD Sum				
	K	Z <sub>3</sub>	Z <sub>2</sub>	Z <sub>1</sub>	Z <sub>0</sub>	C	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>
0	0	0	0	0	0					
1	0	0	0	0	1					
2	0	0	0	1	0					
3	0	0	0	1	1					
4	0	0	1	0	0					
5	0	0	1	0	1					
6	0	0	1	1	0					
7	0	0	1	1	1					
8	0	1	0	0	0	0	1	0	0	1
9	0	1	0	0	1	0	0	0	0	0
10	0	1	0	1	0	0	0	0	0	1
11	0	1	0	1	1	0	0	0	1	0
12	0	1	1	0	0	0	0	0	1	1
13	0	1	1	0	1	1	0	0	0	0
14	0	1	1	1	0	1	0	1	0	1
15	0	1	1	1	1	1	0	1	1	0
16	1	0	0	0	0	1	0	1	1	1
17	1	0	0	0	1	1	1	0	0	0
18	1	0	0	1	0	1	1	0	0	1
19	1	0	0	1	1	1	1	0	0	1

Table F.2.1

Operation	A	B	Overflow Carry	Sum
9 + 0	0100	0000	0	1000
9 + 1	1001	0001	1	0000
9 + 2	1001	0010	1	0001
9 + 3	1001	0011	1	0010
9 + 4	1001	0100	1	0011
9 + 5	1001	0101	1	0100
9 + 6	1001	0110	1	0101
9 + 7	1001	0111	1	0110
9 + 8	1001	1000	1	0111
9 + 9	1001	1001	1	1000

Table F.2.2

Prithika Dhar

10/4/23

Bonus → 1