

North South University

Department of Electrical & Computer Engineering

Lab Report

Experiment No:

5

Experiment Title:

Design of a Register File

Course Code:

CSE332L

Section:

10

Course Name:

Computer Organization & Architecture Lab

Lab Group #:

03

Written By:

Kazi Sayera Binte Zaman - 1921308

Date of Experiment:

19 September, 2023

Date of Submission:

26 September, 2023

Group Members ID:	Group Members Name:
2131077	Md Saadat Tariq
2131414	Rafia Ferdous Duti
2031004	Arshad Uzzaman Sarkar
2211424	Joy Kumar Ghosh
1921308	Kazi Sayera Binte Zaman


Objective:


- ① To design a negister file that is 4 bit wide. Label properly the imputs / outputs / selections.
- (1) To design the intenfacing for neading data from any of those nesign negisters.
- (II) To design the intenfacing for wniting data to any of those negistens. Make sune it has the wnite control signal.

Equipments:

1 Logisim software

Block Diagnam:





Discussion:

In this expeniment, we needed to design a 4 bit wide negisten file. Fon the 4 bit negisten we were given RS (Sounce register 1) = RT (Sounce negister 2) = RD (Destination register) = 2 bits. We needed 2xy decoder for writing data in one negister and we needed 2 MUXs for neading data from two negistens. We built the whole cincuit in logisim by connecting all the wines canefully from decoder to negistens to Mux. This was a pretty easy task to do as there was no hand ware implementation.

