

# North South University Department of Electrical & Computer Engineering

#### Lab Report

**Experiment No:** 

**Experiment Title:** 

2-bit Logic Unit

Course Code:

CSE332L

Section:

10

Course Name:

Computer Organization & Architecture Lab

Lab Group #:

3

Written By:

Arshad Uzzaman Sarkar

**Date of Experiment:** 

21-08-2023

Date of Submission:

28-08-2023

Group Members ID:	Group Members Name:				
2131077	Md Saadat Tariq				
2131414	Rafia Ferdous Duti				
2031004	Arshad Uzzaman Sarkar				
2211424	Joy Kumar Ghosh				
1921308	Kazi Sayera Binte Zaman				

Page: 1

Experiment name: Design of a 2-bit Binary

Up-Down counter Logic Unit

#### Objectives!

The purpose of this experiment is to understand the construction of a 2-Bit Binary Logic Unit and implement it. This logic unit consists of 4 micro operations:


AND, OR, NOT and XOR. In own 2-bit logic unit, we will have two outputs for 2-bits. We'll tat have two verify the 2-bit logic unit using the truth table.

### Equipments list:

- · Trainer Boand
- · 10 7404 (NOT)
- · IC 7408 (AND)
- · IC 7432 (OR)
- · 1c 7486 (xor)
- · IC 74F153 (Multiplexer)
- · Wines

Page 12

Block Diagram



Troth Table

A1	AO	81	90	ANDI	ANDO	OR1	ORO	xor1	XORO	NOT A1	NOTÃO
0	0	0	0	0	0	0	0	0	0	01 6	110
0	0	0	1	0	0	0	1111	0		1	
0	0	-	0	CO CONTRACTOR OF THE PARTY OF T	8		10	1	6	1	1
0	0	1	1	0	0	. 1	1	1	No. of Contrast of Contrast	1	1
0	1	0	0	0	0	O C	Service Common	0	Section of the second		0
0	1	0	1	0		O CO	O CONTRACTOR OF THE PROPERTY O		0		0
0	11	I de la companya della companya della companya de la companya della companya dell	6	0	0	eri daniani seraki sesak	* identification in the control of t	Probability or annual translation and	1	1	-
0	11	1	1	0	James and a series	A CONTRACTOR OF THE PARTY OF TH	11	- I make many	0	- James	0
1	0	0	0	0	0	1	0	911	0	0	010
1.	0	0	1	0	0	1	100	UN	180	0	110
1	0	1	0	1	0	1	0	0	0	0	110
1	0	1	1	1	0	-	11	0	1	0	1
1	11	0	0	0	0	Ob X a	dille	M	0101	0	0
1	1	0	1	0	11	1	1	- Indiana	0	0	0
-1	1	1	0	1	0	The state of the s	1	0	1	0	0
.1,	- I	1	The second secon			AND THE PERSON NAMED IN COLUMN		0	0	0	0

Page: 3

Cioncuit Diagram




Fig: 2-bit Logic Unit

Shot by Legend\_T.JOY

## Discussion

In own experiment, own main objective was to design and implement a 2-bit logic unit, an integral component of the ALU. We constated constructed a circuit using 410s of AND, OR, NOT & XOR gates as well as 4:1 Mux. The function is determined by the inpots A, B, C and D.

When constructing the 2-bit logic unit, we also had two selections I two outputs. After making the necessary connections, we making the necessary connections, and making the necessary connections, and the necessary connections, and the necessary connections, and the necessary connections are the necessary connections, and the necessary connections are the necessary connections.

ID: 2031004642 A1 B1 1 MUX s00 A0 во 🕡 MUX

Name: Arshad Uzzaman Sarkar