



8086 \Rightarrow 16 bit
80386 \Rightarrow 32 bit
Core-2 \Rightarrow 64 bit

Latest processor always
backward compatible

Recap

 RCX



- used to run loop
- count value will decrease. i.e.: 5, 4, 3, 2, 1, 0

 RDX

- Dividend must be double bit of divisor

- $12 \overline{) 120}$ (Divisor \rightarrow 8 bit, Quotient \rightarrow 8 bit)
Dividend \rightarrow 16 bit


- if Divisor 8 bit, Dividend 16 bit
Divisor 16 bit, Dividend 32 bit



\Rightarrow MUL BX

\Rightarrow AX \rightarrow 16 bit
BX \rightarrow 16 bit

DX-AX \rightarrow 32 bit
(H) (L)


 RBP

\Rightarrow Physical Address = Seg. \times 10 H + Offset (BP)

\rightarrow Then segment will be

DS/SS
General Purpose

RDZ & RSI

⇒ **MOVSI**  String
DI SI → Source
Destination

⚙️ Flag Register Sequence, need to accurate.

DIT \Rightarrow Control Flag

Others are status Flag

⑥ $C \Rightarrow \text{Carry} \Rightarrow \text{index } 0$

- Hold carry on borrow after addition or subtraction

end.

if carry exist here, $A=1$

$(+)$

1101	0111
1101	1101
<hr/>	
1011	0100

4×1 , even (0×1 is also even)

$c = 1$

$p = 1$

$A = 1$

\odot $P = \text{Parity} \Rightarrow \text{index } 2$

- count the number of 1 in the result.

- 0, or even number of 1, then even parity, $P = 1$

- odd number of 1, then odd parity, $P = 0$

⑥ A = Auxiliary carry \Rightarrow index 4

Auxiliary carry \Rightarrow index 4

- holds the carry or borrow after addition or subtraction end in a bit position,

for addition $\Rightarrow 3$ to 4

for subtraction $\Rightarrow 4$ to 3

⊗ Z \Rightarrow Zero \Rightarrow index 6

- if result is 0, $Z = 1$ (True)
- if result is not 0, $Z = 0$ (False)

⊗ S \Rightarrow Sign \Rightarrow index 7

- if result is unsigned, $S = 0$
- if result is positive, $S = 0$
- if result is negative, $S = 1$


⊗ O \Rightarrow Overflow \Rightarrow index 11

- if result overflow the machine bit size, $O = 1$
else, $O = 0$

⊗ T \Rightarrow Trap \Rightarrow index 8

- used for debugging, step by step.
- if $T_{trap}, T = 1$
 - program will execute one by one instruction.
- else, program will execute all instruction at once.
consecutively.


⊗ I \Rightarrow Interrupt \Rightarrow index 9



But, it will execute after the bus cycle

8086
 \Rightarrow Bus Cycle 4
 \Rightarrow 800 ns

⊗ $D \Rightarrow$ Direction \Rightarrow index 10



$D=0$, increment, Go up

$D=1$, decrement, Go down

↓
Phy. Add. decrease by 1

⊗ Segment Register

- Generate memory address
- 4 types of segment register

⊗ i) CS

- Code Segment
- holds code of program used by microprocessor

ii) DS

- Data Segment
- contains data used by a program

iii) ES

- Extra Segment
- additional data segment used by some instructions to hold destination data

iv) SS

- Stack Segment
- memory used for the stack

⊗ Real mode memory address must consist of a segment address plus an offset address.

⊗ Segment Address

- defines the beginning address of any 64k-byte memory segment

⊗ Offset Address

- selects any location within the 64k byte memory segment.

- also called as displacement

⊗ Once the beginning address is known, the ending address is found by adding FFFF H.

⊗ Real mode addressing

CS: IP
⇒ 1000 : 2000
 ↓ ↘
Segment offset

⊗ A memory segment can touch or overlap, if 64k bytes of memory are not required for a segment.

⊗⊗⊗

- CS ⇒ IP ⇒ instruction address

- SS ⇒ SP or BP ⇒ Stack address

- DS ⇒ BX, DI, SI, 8bit, 16bit ⇒ Data address

- ES ⇒ DI for string instruction ⇒ String destination address


⊗ MOVs → String, then DI and ES

otherwise, DI will go with DS



Chapter-3

Addressing Mode

- 7 types of addressing mode \Rightarrow 8086
- 8 types of addressing mode \Rightarrow 80386 & onward
- each instruction consist of 4 parts or field



Start with symbol
or special character: @, \$, -, ?
length: 35



- We must write comments in exam.
as well as a programmer also

`AX = 1000H`
`BX = ABCDH`
 \Rightarrow `MOV AX, BX`
`AX = ABCDH`
`BX = ABCDH`
 \Rightarrow value will be copied
to the destination

Figure 3-2
Lecture 2.3
Slide Page -40

⊗ 3rd Bracket means offset,

$[BX]$ on $[1234H]$
Offset Value

⊗ $MOV [1234H], AX$

Destination (8bit) → Source (16 bit)
↓
Value of offset

$$\begin{aligned} \text{Phy. Add} &= DS \times 10H + 1234H \\ &= 11234H \end{aligned}$$

No increment or decrement
identifier
⇒ then automatically it will
increase
 $11235H \Rightarrow AH$
 $11234H \Rightarrow AL$ } 16 bit

⊗ Base + Index

$MOV [BX + SI], ZP$
First register will define the segment, ~~DS~~
Here, Data Segment
Value of Offset
⇒ also written as $[BX][SI]$

⊗ Table 4.2 (Page-41)

⊗ Some Restriction:

- i. size mismatch is not allowed ⇒ $MOV AX, CL$ ✗
- ii. Segment to segment transfer not allowed ⇒ $MOV DS, CS$ ✗
- iii. Memory to memory transfer not allowed.
- except PUSH & POP & String related


iv. Constant can't be a destination

v. Segment cannot be loaded with data


table 3-1
slide Page - 45

MOV DS, 1234H ✗

⊗ MOV BX, CX in higher processor 80386



⊗ MOV EAX, 13456H



⊗ The content of destination register or destination memory location change for all instruction except the CMP and TEST instruction.

⊗ Hexadecimal \Rightarrow must contains H


Decimal \Rightarrow numbers only

ASCII \Rightarrow 'character'

Binary \Rightarrow must contains B/Y

table 3.2
slide Page - 50

⊗ MOV AL, [1234H] $\xrightarrow{\text{Offset}}$ Phys. Add = $DS \times 10H + 1234H = 11234H$



Slide - Page - 53

* Register Indirect Addressing


- Allows data to be addressed at any memory location through an offset address held in any of the following registers
 - BP, BX, DI and SI

* MOV AX, [BX] $\xrightarrow{\text{Offset}}$ $\text{Phys Add} = \text{DS} \times 10\text{H} + \text{BX}$

\downarrow
16 bit
then source must be 16 bit

$$= 0100\text{H} \times 10\text{H} + 1000\text{H}$$

$$= 01000\text{H} + 1000\text{H}$$

$$= 02000\text{H}$$


* Special assembler directive

- BYTE, WORD, DWORD or QWORD PTR

Table-3-5
Slide Page 58

* Base-Plus-Index Addressing

- Similar to indirect addressing ~~no~~ because it indirectly addresses memory data

Figure 3-8

Slide Page-61

Slide Page-63, 64, 66, 67

- ⊗ Base Relative Plus Index Addressing
- often addresses a two dimensional array of memory data

slide Page - 72, 74, 75

Assignment - 1

Lecture 2.3

Slide Page - 77

Exercise : 31, 32, 33

a & b

+

mention the address
mode type

Due - 29.02.2024