

Spring 2023
EEE/ETE 141L
Electrical Circuits-I Lab(Sec-19)
Faculty : Mr. Saif Ahmed (SfA)
Instructor: Md. Rabiul Karim Khan

Lab Report 02: KCL, Current Divider Rule with Parallel and Ladder Circuit.

	<u>Group no.: 05</u>
Date of Performance : 26 February & 05 March, 2023	<ol style="list-style-type: none">1. Anisa Akter Meem - 22125380422. Sarith Chowdhury - 22125516423. Anindita Das Mishi - 22113646424. Md. Mehedi Hossain - 19222256425. Joy Kumar Ghosh - 2211424642
Date of Submission : 12 March, 2023	

Experiment Name: KCL, Current Dividers Rule with parallel and Ladder Circuit.


Objectives :

- Learn how to connect parallel circuit on a breadboard.
- Validate the current dividers rules.
- Verify Kirchhoff's current Law.
- Verify KCL and KVL in Ladder circuit.


Apparatus:

- Breadboard
- Resistors ($1\text{ k}\Omega$, $3.3\text{ k}\Omega$, $4.7\text{ k}\Omega$, $5.6\text{ k}\Omega$, $10\text{ k}\Omega$)
- Digital Multimeter (DMM)
- DC Power supply
- Wires.

Circuit Diagram:



Circuit 1



Circuit - 2

Data table:

Table 1:

Experimental readings				Theoretical values			
I_s	I_{R_1}	I_{R_2}	I_{R_3}	I_s	I_{R_1}	I_{R_2}	I_{R_3}
4.05	1.88	1.23	1.05	4.15	1.82	1.25	1.08
% Errors							
I_s	I_{R_1}		I_{R_2}		I_{R_3}		
2.41	2.10		1.6		2.88		

Table 2:

I_s	4.05	Is total current equal to sum individual current?
sum of individual current ($I_{R_1} + I_{R_2} + I_{R_3}$)	4.06	Approximately Equal

Table 3:

Experimental Req	Theoretical Req	% Errors
2.42	2.41	0.41

Calculation (Theoretical values):

Hence,

R_1, R_2 and R_3 are in parallel connection.

$$R_{\text{par}}' = \left(\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right)^{-1}$$

$$= \left(\frac{1}{3.292} + \frac{1}{4.820} + \frac{1}{5.520} \right)^{-1}$$

$$= 1.428 \text{ k}\Omega$$

R and R_{par}' are in series connection

$$R_{\text{eq}} = R + R_{\text{par}}'$$

$$= 1.986 + 1.428$$

$$= 2.91 \text{ k}\Omega$$

$$\therefore I_s = \frac{10}{2.913} = 4.15 \text{ A}$$

$$\therefore I_1 = \frac{I_s R_{\text{par}}'}{R_1} = \frac{4.15 \times 1.428}{3.292} = 1.82 \text{ A}$$

Errors calculation:

$$I_s = \left| \frac{\text{Theoretical } I_s - \text{Measured } I_s}{\text{Theoretical } I_s} \right| \times 100\%$$

$$= \frac{4.15 - 4.05}{4.15} \times 100\%.$$

$$I_{R_1} = \left| \frac{1.82 - 1.88}{1.82} \right| \times 100\% = 2.20\%.$$

$$R_{\text{eq}} = \left| \frac{2.91 - 2.92}{2.91} \right| \times 100\% = 0.914\%.$$

Table 4:

Component	Voltage (v)	Current (mA)
E	12.06 (v)	2.58 mA
R ₁ (1k) (.99 kΩ)	2.37	2.58
R ₂ (9.78 kΩ)	9.46	1.97
R ₃ (4.64 kΩ)	2.92	1.62
R ₄ (3.22 kΩ)	1.98	1.62
R ₅ (.99 kΩ)	.99	1.00
R ₆ (.98 kΩ)	.96	1.01

Table 5:

Component	Voltage	% of error	Current (mA)	% of Error
E	12		2.58	0%
R ₁ (.99 kΩ)	2.95	.784%	2.58	0%
R ₂ (9.78 kΩ)	9.49	.02%	2.58 - .02	0%
R ₃ (4.64 kΩ)	2.97	.63%	1.61	0%
R ₄ (3.22 kΩ)	1.96	1.02%	1.61	1.61%
R ₅ (.99 kΩ)	.98	1.02%	.99	1.01%
R ₆ (.98 kΩ)	.97	1.63%	.99	2.02%

Calculation (Theoretical values):

$$\begin{aligned}
 R_T &= R_1 + \left(R_2 \parallel \left(R_3 + \left(R_4 \parallel \left(R_5 + R_6 \right) \right) \right) \right) \\
 &= R_1 + \left(R_2 \parallel \left(R_3 + \left(R_4 \parallel 1.97 \right) \right) \right) \\
 &= R_1 + \left(R_2 \parallel \left(R_3 + \left(\frac{1}{3.22} + \frac{1}{1.97} \right)^{-1} \right) \right) \\
 &= R_1 + \left(R_2 \parallel \left(R_3 + 1.22 \right) \right) \\
 &= R_1 + \left(R_2 \parallel 5.86 \right) \\
 &= R_1 + \left(\frac{1}{0.98} + \frac{1}{5.86} \right)^{-1} \\
 &= R_1 + 3.665 \\
 &= 1.97 + 3.665 \\
 &= 4.66 \text{ k}\Omega
 \end{aligned}$$

$$\therefore I_s = \frac{12}{4.66} = 2.58 \text{ mA}$$

$$\therefore I_{R_1} = I_s = 2.58 \text{ mA}$$

$$\therefore V_{R_1} = I_{R_1} \cdot R_1 = 2.58 \times 0.97 = 2.55 \text{ V}$$

$$\therefore I_{R_2} = \frac{3.665 \times 2.58}{0.98} = 0.97 \text{ mA}$$

$$\therefore V_{R_2} = 0.97 \times 0.98 = 0.99 \text{ V}$$

$$\therefore I_{R_3} = \frac{3.665 \times 2.58}{5.86} = 1.61 \text{ mA}$$

$$\therefore V_{R_3} = 1.61 \times 4.64 = 7.48 \text{ V}$$

$$\therefore I_{R_4} = \frac{1.61 \times 1.22}{3.22} = .61 \text{ mA}$$

$$\therefore V_{R_4} = .61 \times 1.22 = 1.96 \text{ V}$$

$$\therefore I_{R_5} = \frac{1.61 \times 1.22}{1.98} = .99 \text{ mA}$$

$$\therefore V_{R_5} = .99 \times .99 = .98 \text{ V}$$

$$\therefore I_{P_G} = I_{R_5} = .99 \text{ mA}$$

$$\therefore V_{P_G} = .99 \times .98 = .98 \text{ V}$$

Errors Calculation:

$$\text{Error of } I_{R_4} = \left| \frac{.61 - 1.62}{.61} \right| \times 100\% \\ = 1.646\%$$

$$\text{Error of } V_{R_4} = \left| \frac{1.96 - 1.98}{1.96} \right| \times 100\% \\ = 1.02\%$$

Graph:

N/A

Result Analysis :

After completing this experiment, we found that in every node sum of entering current and the sum of the leaving current are the same. We also found that in every closed loop sum of the voltage rise and voltage drop is approximately zero. That means we verify the KCL and KVL in our ladder circuit.

Questions and Answers:

Q1: KCL:

Kirchhoff's current Law (KCL) states that the algebraic sum of currents entering and leaving any node in an electrical circuit is always zero. In other words, the total current flowing into a node must be equal to the total currents flowing out of that node.


This law is based on the principle of conservation of charge, which states that charge cannot be created or destroyed, but can only be transferred.

From one location to another. Thus, any current that enters a node must eventually leave that node to maintain the balance of charge in the circuit.

KCL can be expressed mathematically as:

$$\sum i = 0$$

Where $\sum i$ is the algebraic sum of currents entering and leaving a node and is equal to zero.



In node a,

$$\begin{aligned} I_{R_1} &= I_{R_2} + I_{R_3} \\ \Rightarrow 2.58 &= .97 + 1.61 \\ \therefore 2.58 &= 2.58 \end{aligned}$$

In node b,

$$\begin{aligned} I_{R_3} &= I_{R_4} + I_{R_5} \\ 1.61 &= 1.62 + 1.60 \\ \therefore 1.61 &\approx 1.62 \end{aligned}$$

According to Kirchhoff's current law, entering to the leaving current, Hence both node a and b entering current and the leaving current are the same. (Approximately Equal)

3. Calculation already showed

From Table-1:

Source current, $I_s = 4.05 \text{ mA}$

Sum of Individual current

$$I_{R_1} + I_{R_2} + I_{R_3} = (1.78 + 1.23 + 1.05) \\ = 4.06 \text{ mA}$$

Here,

entering current = 4.05 mA


leaving current = 4.06 mA

They are approximately equal

04. Already showed in Data Table section.

05. Already showed in Data Table section.

Q6.



Loop-1:

$$E - V_{R1} - V_{R2} = 12.06 - 2.57 - 9.46 \\ = 0.03 \approx 0$$


$$\text{Loop-2: } V_{R2} - V_{R3} - V_{R4} = 9.46 - 7.92 - 1.98 \\ = 0.06 \approx 0$$

$$\text{Loop-3: } V_{R4} - V_{R5} - V_{R6} = 1.98 - 0.99 - 0.96 \\ = 0.03 \approx 0$$


According to Kirchhoff's voltage law (KVL), the sum of all voltages around any closed loop in an electrical circuit is always zero. In other words, the algebraic sum of all the voltage drops and gains around a closed loop must be equal to zero. In Loop 1, 2 and 3 hence sum of the voltage rises and voltage drop is approximately zero.

Discussion :

This experiment taught us to connect a parallel circuit on a breadboard. We also verify KCL and KVL in a ladder circuit. In this experiment, we face some difficulties in current measurement on circuit.1. DMM shows the much less current than the theoretical value. Then we tried to solve this problem and found that a wire was slightly broken, and the current measurements was not accurate. After changing the wire, we get the correct result. In the ladder circuit, we don't face any difficulties and complete it at first.



Multisim - Thursday, March 9, 2023, 3:03:59 PM



NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING



Lab 2: KCL, Current Divider Rule with Parallel and Ladder Circuit.


Objectives

- Learn how to connect a parallel circuit on a breadboard.
- Validate the current divider rules.
- Verify Kirchhoff's current law.
- Verify KCL and KVL in ladder circuit.

List of Components:

- Trainer board
- Resistors (1K, 3.3 K Ω , 4.7 K Ω , 5.6K, 10K)
- Digital Multimeter (DMM)
- Connecting Wire

Circuit Diagram:




Circuit 1

$$R = 0.986 \text{ k}\Omega$$

$$R_1 = 3.247 \text{ k}\Omega$$

$$R_2 = 4.720 \text{ k}\Omega$$

~~$$R_3 = 5.520 \text{ k}\Omega$$~~



Circuit 2

Procedure:

1. Identify all the given resistors using color coding and fill in the required columns in Table 1.
2. Measure the resistances of the resistors using the DMM and fill in the required column in Table 1.
3. Calculate the percentage error of the resistance values.
4. Percentage Error = $|(\text{Practical value} - \text{Theoretical value})| / \text{Theoretical value}$
5. Build the circuit 1
6. Using the DMM, measure the currents I_s , I_1 , I_2 , and I_3 . Record the readings in Table 2.
7. Fill in Table 3.

NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

8. Now, disconnect the voltage source from the circuit and measure the total load resistance, Req of the circuit using DMM. Note down values in Table 4.
9. Construct Circuit 2.
10. Using a DMM, measure the potential differences across all the resistors in circuit 2. Record all the readings in Table 5
11. Using a DMM, measure the current through all the resistors and record in Table 5.

NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Data Collection

Lab 2

Group No. _____
Instructor's Signature _____

Table 1:

*Rabib
26/02/23*

Experimental readings				Theoretical values			
I_s	I_{R1}	I_{R2}	I_{R3}	I_s	I_{R1}	I_{R2}	I_{R3}
4.05	1.78	1.23	1.05	4.15	1.82	1.25	1.08
% Error							
I_s	I_{R1}	I_{R2}		I_s	I_{R1}	I_{R3}	
2.41	2.90	1.6				2.78	

Table 2:

I_s	4.05	I_s Total Current equal to sum individual current?
Sum of individual Current ($I_{R1} + I_{R2} + I_{R3}$)	4.06	Approximately Equal

Measurement of Equivalent Resistance:




Table 3:

Experimental Req	Theoretical Req	% Error
2.42	2.41	0.41

NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

Ladder Circuit:




Table 4:

Component	Voltage (v)	Current (mA)
E	12.06 (v)	2.58 mA
R ₁ (1k) (0.99 k Ω)	2.87	2.58 mA
R ₂ (2.78 k Ω)	9.46	0.97
R ₃ (4.64 k Ω)	7.42	1.672
R ₄ (3.22 k Ω)	1.98	0.62
R ₅ (0.99 k Ω)	0.99	1.00
R ₆ (0.98 k Ω)	0.96	1.01

Report

1. State the Kirchhoff's current law (KCL).
2. With the experimental data, verify Kirchhoff's current law at nodes *a* and *b* of the circuit.(CIRCUIT-2)
3. Showing all steps, calculate the theoretical values in Table 1. Compare theoretical values to your experimental values and explain whether your circuit follows KCL or not.
4. Showing all the steps, theoretically calculate Req. Compare with the experimental value.
5. Calculate all the theoretical values for Table 4. Show all steps. (CIRCUIT-2)

Rabiul
3/2

NORTH SOUTH UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

6. With the experimental data, verify Kirchhoff's voltage law within each independent closed loop of the circuit-02. (CIRCUIT-2)

Discussion:

Useful Formula:

Current Divider Rule : $I_x = I_s R_T / R_x$

% Error = (Theoretical value – Experimental Value) / Theoretical Value