CSE 331/1-04/22.02.2024/

8086 ⇒ 16 bit | Latest processon always backward compatible 80386 => 32 bit Cone-2 7 64 bit

& RCX

- used to run loop

- count value will decreave. i.e. 5,4,3,2,1,0

OR RDX

- Dividend must be double bit of divisor

- if Divisor 8 bit, Dividend 16 bit

> MUL BX

(RBP

> Physical Address = Seg. × 10 H + Offset (BP)

> Then segment will be

RDI & RSI

>> MOVS DI SI -> Source Destination

Flag Register Sequence, need to accurate.

DIT => Control Flag Others are statur Flag

® C ⇒ Carry ⇒ index 0

- Hold carry on borrrow after addition on substraction 7 if canny exist herre, A=1 end.

P = Parcity => index 2

- count the number of 1 in the nexult.

- 0, or even number of 1, then even panity, P= 1

- odd number of 1, then odd parity, P=0

A = Auxiliany canny → index Y

- holds the carry on burnow after addition on substruction end in abit position,

for addition => 3 to 4 for substraction => 4 to 3 ® Z ≠ Zeno → index 6

- if mesult is 0, z = 1 (True)

- if result is not 0, Z= 0 (False)

® S ⇒ Sign ⇒ index 7

- if result is unsigned, s=0

- if nesult is positive, s=0

- if nesult is negative, s= 1

® 0 ⇒ Overflow ⇒ index 11

- if mesult overflow the machine bit size, 0 = 1 else, 0 = 0

\$ 7 → Trap > index 8

- used for debugging, step by step.

- if trap, t = 1


- priogram will execute one by one instruction.

else, program will execute all instruction at once.

consecutively.

8086 > Bus cycle 4 → 800 ns

Bus erele T. I >> But, it will execute after the bus cycle Interrupt occurs here



D=0, increament, Go up D=1, decreament, Go down Phy. Adl. decnease by 1

- Segment Register
 - henerate memory address
 - 4 types of segment negister

Wiles

- Code Segment
- holds code of program used by microprocesson
- (i) DS
 - Data Segment
 - contains data used by a priogram
- (iii) Es
 - Entra Segment
 - additional data segment used by some instructions to hold destination data
 - (iv) SS
 - Stack Segment
 - memory used for the stack

- Real mode memory address must consist of a segment address plus an offset address.
- Segment Address
 defines the beginning address of any 64k-byte memory
 segment
- To Offset Address
 selects any location within the 64k byte memory
 segment.
 - also ealled as displacement
 - Once the beginning address is known, the ending address is found by adding FFFF H.
- Real mode addressing

CS! IP => 1000! 2000 2 > offset

A memory segment can touch on overlap, if 64k bytes of memory are not required for a segment.

-CS ⇒ IP ⇒ instruction address

- SS => SP on BP => Stack address

DS > Bx, DI, SI, 8 bit, 16 bit > Data address

- ES ⇒ DI for string instruction → String destination address


Movs string, then DI and Es
otherwise, DI will go with Ds

Chapter-3 Addressing Mode


* Types of addressing mode > 8086

8 types of addressing mode > 80386 & onward

Deach instruction consist of 4 Pants on field



Stant with Symble on special character: Q,\$\$, -,? length: 35



NSU! MOV AX, BX

L

Destination Source

We must write comments in enam.

as well as a programmer also

AX = 1000 H

BX = ABCDH

AX = ABCDH


BX = ABCDH

BX = ABCDH

Value will be copied

to the destination

L-5/24.02.2024/



& 3rd Bracket means offset,

No increament on decreament

Base + Inden

MOV [Bx + SZ], ZP

MOV [Bx + SZ], ZP

How Move the segment of the Hene, Data Segment => also written as [Bx][SI] (Page-41)

Some Restriction:

- i. Size mismatch is not allowed => MOV Ax, cL x
- ii. Segment to segment transfer not allowed > Mov Ds, cs x
- iii. Memony to memony transfer not allowed.
 - except PUSH & POP & String related

iv. Constant can't be a destination

V. Segment cannot be loaded with data

MOV DS, 12344×

table	3-1	
Slide	Page	-45

MOV Bx, Cx in higher provesion 80386

EBX	2234	76	AFK	\Rightarrow	FBX 2234 12 34 F ECX 11AC 12 34
ECX	MAC	12	34		ECX 11AC 12 39

€ MOV EAX, 13456H

- The content of destination negister on destination memory location change for all instruction encept the comp and TEST instruction.
- Henadecimal -> must contains H Decimal => numbers only table 32 ASCII > "character" Slide Page -50 Binary => must contains B/Y

 Offset


 MOV AL, [1234H] -> Phy. Add = DSXIOH + 1234H

EAX 8A 8A 11234H

Slide-Page-53

Registen Indinect Addressing

- Allows data to be addressed at any memory location through an offset address held in any of the following negisters - BP, BX, DI and SI




& Special assemblen dinective

- BYTE, WORD, DWORD ON GWORD PTR

Table-3-5 Slide Page 58

Base-Plus-Index Addressing

- Similar to indirect addressing me because it indirectly addresses memory data



Base Relative Plus Index Addressing

- often addresses a two dimensional array of memony data

Slide Page - 72,74,75

Assignment - 1 Lecture 2.3 Slide Page-77 Exencise: 31, 32, 33 a & b mention the address mode type Due - 29.02.2024