ENCM 369 Winter 2018 Lab 8 for the Week of March 12

Steve Norman
Department of Electrical & Computer Engineering
University of Calgary

March 2018

Lab instructions and other documents for ENCM 369 can be found at http://people.ucalgary.ca/~norman/encm369winter2018/

Administrative details

You may work in pairs on this assignment

You may complete this assignment individually or with one partner.

Students working in pairs must make sure both partners understand all of the exercises being handed in. The point is to help each other learn all of the lab material, not to allow each partner to learn only half of it! Please keep in mind that you will not be able to rely on a partner to do work for you on midterm #2 or the final exam.

Two students working together should hand in a *single assignment* with names and lab section numbers for both students on the cover page. Names should be complete and spelled correctly. If you as an individual are making the cover page, please get the information you need from your partner. For partners who are not both in the same lab section, please hand in the assignment to the collection box for the student whose last name comes first in alphabetical order.

Due Date

The Due Date for this assignment is 3:30pm Friday, March 16.

The Late Due Date is 3:30pm Monday, March 19.

The penalty for handing in an assignment after the Due Date but before the Late Due Date is 3 marks. In other words, X/Y becomes (X-3)/Y if the assignment is late. There will be no credit for assignments turned in after the Late Due Date; they will be returned unmarked.

Marking scheme

A	3 marks
С	6 marks
D	3 marks
TOTAL	12 marks

How to package and hand in your assignments

Please see the Lab 1 instructions.

Notes about timing in digital logic

(The material from here to the beginning of the Exercise A instructions is mostly a review of material taught in ENEL 353 every year for the past few years. I originally wrote the material for students who had taken a version of ENEL 353 that had no coverage of timing. I've included the material in the 2017 Lab 8 instructions because it may serve as a short and convenient review.)

For desktop computers available in 2017, a typical processor clock frequency is approximately 3 GHz, that is, 3×10^9 cycles per second. The period for that clock frequency is 1 s / (3×10^9) , so, 0.333 nanoseconds, or 333 picoseconds. That's just an astonishingly short period of time; it's hard for us humans to comprehend how short it really is.¹

However, it is still interesting to ask why that clock period can't be squeezed from 333 picoseconds down to 200 picoseconds, or 100 picoseconds. There are two main reasons:

- For a given synchronous logic circuit, increasing the clock frequency increases power consumption. If you make the clock frequency too high, the circuit will destroy itself with its own waste heat. We won't look at power consumption in ENCM 369, but please be aware that it is an important and interesting problem.
- Circuit elements such as combinational gates and D flip-flops are *not infinitely* fast. For all of them there are very short delays between changes to inputs and responses of outputs.

This section reviews simple models of delays for combinational logic and D flip-flops; these models should help with understanding limits on clock speeds for the processor designs of Chapter 7 of the course textbook.

The models and terminology for delays are taken from Sections 2.9.1 and 3.5.2 of the course textbook.

Delays in combinational logic

For even the simplest combinational element, an inverter, there is a *range* of possible delays. Response of the output to a change in input depends on various factors, such as . . .

- temperature—switching in a circuit tends to be slower when the circuit is warm than when it is cold;
- asymmetry—because of transistor physics, a CMOS² inverter might make a 1-to-0 output transition faster than it can make a 0-to-1 transition;
- manufacturing variations—two supposedly identical gates within the same integrated circuit might switch at different speeds due to imperfections in the material and equipment used to make the circuit;
- variations in load—if the output drives only one input of another gate, it will switch faster than it would driving many gate inputs. (Details of loads and a related concept called fanout are topics for third year in Electrical Engineering.)

 $^{^1}$ An Olympic sprinter is considered to have false-started if he or she reacts to the starting gun in less than 0.1 seconds; for a 3 GHz clock, 300,000,000 clock cycles happen in that 0.1-second interval.

 $^{^2\}mathrm{CMOS}$ stand for Complementary MOS, and MOS stands for metal-oxide-semiconductor, a kind of transistor. (Confusingly, modern MOS transistors do not contain any metal!) CMOS logic has been the dominant technology for digital integrated circuits for over three decades.

Figure 1: Contamination delay and propagation delay for an inverter. The waveform for x shows the two possible transitions for x. The waveform for y can be thought of as showing a *collection* of responses: the fastest possible, the slowest possible, and some in-between.





Figure 2: Contamination delay and propagation delay for a 32-bit adder. Of course, the 64 input bits are not required to change all at the same time. Due to the carry logic within the adder, changes to the 32 output bits may be quite spread out in time.



To keep things simple, it makes sense to come up with two numbers that describe the shortest and longest delays possible in response to a change of input to a combinational element. We will call these $t_{\rm cd}$, contamination delay, and $t_{\rm pd}$, propagation delay.

For a component with multiple inputs and multiple outputs, we need to be careful with our definitions:

- t_{cd} is the *shortest* possible delay between a change in *any single* input bit and a change in *any single* output bit.
- $t_{\rm pd}$ is the *longest* possible delay between the time when *all* input bits are stable and the time when *all* output bits have reached final values.


These definitions are illustrated for a 32-bit adder in Figure 2.

A timing model for a D flip-flop

For a D flip-flop, there are two main timing concerns:

• How close in time to an active clock edge can the D input change without causing the "Q copies D on an active clock edge" behaviour to become unreliable? This is usually expressed in terms of two parameters: the *setup time*, $t_{\rm setup}$, and the *hold time*, $t_{\rm hold}$.

Figure 3: Depiction of setup and hold times for a positive-edge-triggered D flip-flop. The example D input breaks the rule that D must be constant within the sampling window defined by the setup and hold times. The given Q signals are sketches of three of the many possible outcomes: (1) Q starts to move from 0 to 1, but falls back to 0; (2) Q gets to 1, possibly more slowly than a circuit designer would like; (3) Q is "stuck" about halfway between the voltages for 0 and 1 for a significant period of time. Case (3) is an example of an undesirable phenomenon called *metastability*.




• How long after an active clock edge will it take for the Q output to change? The parameters for this are t_{ccq} —contamination delay from clock to Q, and t_{pcq} —propagation delay from clock to Q.

Setup and hold times: It's not possible to design a circuit to reliably capture the value of a D input on an active clock edge if that D input is not constant for at least some tiny time interval nearby to that active clock edge. $t_{\rm setup}$ is the time interval before an active clock edge for which D must be constant, and $t_{\rm hold}$ is the time interval after an active clock edge for which D must be constant. Figure 3 shows some of the things that can go wrong if setup and hold time constraints are not satisfied.

Clock-to-Q contamination delay and propagation delay: Informally, for a D flip-flop, we say, "Q samples D on each active clock edge, and holds that sample value until the next active edge." However, Q can't actually change state instantly, so if Q changes from 0 to 1 or 1 to 0, that change occurs with a delay that is at least $t_{\rm ccq}$ and at most $t_{\rm pcq}$, as shown in Figure 4.

Figure 4: Clock-to-Q contamination delay and propagation delay, illustrated for a positive-edge-triggered D flip-flop with Q changing from 0 to 1. It is assumed here that D satisfies the setup and hold time constraints for the flip-flop. The waveform for Q can be thought of as a collection of responses: fastest possible, some slower ones, and the slowest possible.



Exercise A: Review of setup- and hold-time constraints

Read This First

This exercise reviews important material from ENEL 353 about timing in digital logic circuits. For help with review of that material, you may wish to carefully read Section of this lab assignment document and Sections 2.9.1, 3.5.1, and 3.5.2 in the course textbook.

What to Do, Part I: Setup-time constraint

Consider the circuit of Figure 5. Suppose that for the registers $t_{\rm pcq}$ is 25 ps and $t_{\rm setup}$ is 32 ps. Suppose that for the sign-extension unit $t_{\rm pd}$ is 45 ps, and for the multiplier $t_{\rm pd}$ is 171 ps.

If the desired frequency for CLK is 3.00 GHz, what is the maximum acceptable $t_{\rm pd}$ for the adder?

What to Do, Part II: Hold-time constraint

Again consider the circuit of Figure 5. If t_{hold} for the registers is 6 ps, what is the minimum acceptable t_{ccq} value for the registers?

What to hand in

Hand in clear and precise calculations of you answers to Part I.

Exercise B: Propagation delay in processor circuits

This exercise will not be marked, because I expect that solutions to it are not hard to find online. However, it's *important*, and it would be reasonable to expect to see a related problem or two on the final exam.

Figure 5: Schematic for part of a hypothetical computer design, with an instruction set that is not MIPS.





Figure 6: Model for propagation delay in a multiplexer. t_{pd} is the longest possible delay from a change in the select signal (S in this example) or the selected data input (D_1 in this example), whichever happens later, to the last change in the output signal. Unselected data inputs (D_0 in this example) do not affect the output.



Read This First

It's probably useful to refer to Figure 7.11 in your textbook while you read this section.

For a complex combinational component such as an ALU, $t_{\rm pd}$ can be defined as the longest possible delay between the last change on an input wire and the moment when all output wires have correct values. (In fact, I've already made that definition and illustrated it for the example of an adder in Figure 2 on page 3.)

Note that a multiplexer is a special case in which it is not necessary for all input wires to have stable signals before the output is ready. See Figure 6 for an explanation.

For complex sequential components such as the PC, register file, and data memory in the computer designs of Chapter 7 of the course textbook, there will be setup time parameters.

For example, if $t_{\rm RFsetup} = 20\,\mathrm{ps}$ is specified for the register file, that means that a write to a GPR is reliable as long as these three things are true for at least 20 ps in advance of an active clock edge:

- RegWrite = 1;
- the 5-bit WriteReg signal (which selects the destination GPR) is stable;
- the 32-bit Result signal (which provides the bit pattern to be copied into the destination GPR) is stable.

To give another example, if $t_{\rm pcq}=30\,{\rm ps}$ is specified for the PC, that means that the address input to the instruction memory is ready no later than 30 ps after an active clock edge.

What to Do

Carefully review the timing analysis of Section 7.3.4 in the textbook, which finds a minimum clock period of 925 ps for the single-cycle processor.

Note that the following assumptions have been made: (1) reading the register file $(t_{\rm RFread})$ takes longer than sign-extend and a mux combined (as stated in the textbook); (2) reading the register file $(t_{\rm RFread})$ takes longer than generating Control Unit outputs (assumed but not stated in the book). Please use those assumptions in completing this exercise.

It's pretty clear that the lw instruction must be the one that puts a lower limit on the clock period, because lw has two memory-read delays, but all other instructions have only one. Nevertheless, it's good exercise to determine minimum clock periods for other instructions.

Part I. Using the information in Table 7.6 on page 389 of the textbook, determine the minimum clock period for correct handling of R-type instructions.

Part II. Determine the minimum clock period for correct handling of beq instructions, using the information in textbook Table 7.6, and the following extra information:

$\mathbf{element}$	$t_{\mathbf{pd}}$
adder	$162\mathrm{ps}$
sign extend	$35\mathrm{ps}$
shift left	$20\mathrm{ps}$
AND gate	$18\mathrm{ps}$

Note that there are two paths to check: first, a path involving the register file, the ALU, and some other elements; second, a path involving two adders and some other elements.

What to Hand In

Nothing. You can check your work against a solution that will be posted by Tuesday morning, March 13.

Remarks

The results of Parts I and II will confirm that lw really does determine the overall minimum safe clock period. (We haven't checked sw, but sw will clearly work if lw works.)

The clock period is *constant*—it is *not practical* for the clock to somehow change its period from one cycle to the next, depending on what kind of instruction is being executed.

Exercise C: Tracing instructions though a pipelined processor

Read This First

To learn how a pipelined processor works, it is helpful to trace bit patterns as they move through the pipeline registers.

What to Do

Suppose the processor of textbook Figure 7.47 is implemented with a 2 GHz clock, so its clock period is 0.5 ns. Suppose further that at t=36.0 ns after a program starts running, a positive clock edge occurs that starts the Fetch phase of the lw instruction in the following program fragment:

$instruction\ address$	instruction	disassembly
0x0040_0120	0x0000_0000	nop
0x0040_0124	0x0000_0000	nop
0x0040_0128	0x0000_0000	nop
0x0040_012c	0x0000_0000	nop
0x0040_0130	0x8d09_0014	lw \$9, 20(\$8)
0x0040_0134	0x01ab_5025	or \$10, \$13, \$11
0x0040_0138	0x0000_0000	nop
0x0040_013c	0x0000_0000	nop

The term nop is short for "no operation". The machine code for nop indicates an R-type instruction that will attempt to write to \$0, which is guaranteed to have no effect.

The above sequence of instructions is unlikely to appear in a real program, but all the nop instructions make this exercise less messy than it would be without the nops.

Assume the following is true at $t = 36.0 \,\mathrm{ns}$:

```
\$8 = 0x1001\_0300, \$9 = 0x0000\_0123, \$10 = 0x2345\_6789, \$11 = 0x2233\_44c0, \$13 = 0x0000\_0025.
```

The word at data memory address 0x1001_0314 is 6677_8899.

Answer questions 2–5 below. Question 1 is answered as a model for how to answer all the other questions. Be sure to give valid *reasons* for your answers—please don't just write out a bunch of numbers. Use hexadecimal notation for 32-bit numbers and base two for 5-bit numbers.

1. What gets written into the PC at $t = 36.5 \,\text{ns}$? And what will be the value of InstrD very shortly after $t = 36.5 \,\text{ns}$?

Answer: That is the end of the Fetch stage of the lw instruction, and the beginning of the Decode stage. The PC gets the output of the adder in the Fetch stage, which will be 0x0040_0134. InstrD gets the instruction, which is 0x8d09_0014.

2. What gets written into the PC at $t = 37.0 \,\text{ns}$? And what will be the value of InstrD very shortly after $t = 37.0 \,\text{ns}$?

Shortly before t = 37.0 ns, what are the values of the following three signals, which are about to be written into the D/E pipeline register: RD1, RD2, and the output of Sign Extend?

- 3. Shortly before $t=37.5\,\mathrm{ns}$, what are the values of the following four signals, which are about to be written into the D/E pipeline register: RD1, RD2, InstrD_{20:16}, and InstrD_{15:11}?
 - Also shortly before $t = 37.5 \,\mathrm{ns}$, what is the value of the the 32-bit ALU output?
- 4. Shortly before $t=38.0\,\mathrm{ns}$, what are the values of the following signals: the 32-bit ALU output and WriteRegE_{4:0}?
- 5. Shortly before $t=38.5\,\mathrm{ns}$, what are the values of the following signals: ALUOutM and WriteRegM_{4:0}?

Exercise D: Forwarding

What to Do

Using a drawing similar to Figure 7.49 on page 416 of the textbook, show the forwarding paths needed to execute the following sequence of five instructions:

```
and $t0, $t1, $t2
add $s0, $s1, $t0
sw $t0, 12($sp)
lw $a0, 0($s0)
sub $t9, $s3, $s4
add $a1, $a0, $t9
```

You can make the style of your drawing much simpler than what is in the textbook! There is no need to draw fancy little ALUs and pipeline registers—just draw boxes for pipeline stages and then show all the forwarding.