CHAPTER 4. DIAGRAMS

[1] Block diagram






Figure 1 MAIN BLOCK DIAGRAM

[7] Schematic diagram (Main 4/7)



MAIN PWB-A (REAR SIDE)





IC1600 VHIYMU786++-1L (YMU786):FM AUDIO

Pin No.		- • • • • • • • • • • • • • • • • • • 	•
1*	(SPOUT1R)	Output	Internally connected to No. 11 terminal. No. 11 terminal is used as SPOUT1R terminal. (Not used)
2*	SPOUT2R	Output	R-ch speaker connection terminal 2 (Not used)
3	TXOUT	Output	Transmitted voice analogue output terminal
4	AVSS	_	Analogue earth
5	HPC	-	Capacitance connection terminal for preventing headphone pop noise
6	HPVSS	_	Earth for headphone amplifier
7	HPOUTR	Output	R-ch headphone output terminal
8*	SPOUT2L	Output	L-ch speaker connection terminal 2 (Not used)
9*	(SPOUT1L)	Output	Internally connected to No. 17 terminal. No. 17 terminal is used as SPOUT1L terminal. (Not used)
10	SPVSSR	_	Analogue earth for R-ch speaker amplifier
11*	SPOUT1R	Output	R-ch speaker connection terminal 1 (Not used)
12	AVDD	<u> </u>	Analogue power supply (2.70 to 3.30 V)
13	VREF	_	Analogue reference voltage terminal
14	BBR		Capacitance connection terminal for R-ch bus boost (0.1 µF)
1 	EXTOUT	Output	External analogue output terminal (Not used)
16	HPOUTL	Output	L-ch headphone output terminal
		Output	
17* 10	SPOUT1L	<u> </u>	L-ch speaker connection terminal 1 (Not used) Analogue corth for Lach speaker amplifier
18	SPVSSL		Analogue earth for L-ch speaker amplifier Analogue payer supply for D shappeler amplifier (AVDD to 4.50 V)
19	SPVDDR		Analogue power supply for R-ch speaker amplifier (AVDD to 4.50 V)
20	EQ3R	-	R-ch equaliser terminal 3
21	EQ2R	_	R-ch equaliser terminal 2
22	EXC	_	Capacitance connection terminal for preventing external output pop noise (1 µF)
23	BBL	Output	Capacitance connection terminal for L-ch bus boost (0.1 µF)
24	RXIN	Input	Received voice analogue input terminal
25	EXTIN	Input	External analogue input terminal
26	EQ3L	-	L-ch equaliser terminal 3
27	SPVDDL	-	Analogue power supply for L-ch speaker amplifier (AVDD to 4.50 V)
28	EQ1R	_	R-ch equaliser terminal 1
29	PLLC	_	PLL capacitance connection terminal for sound source
30	(DVSS)	_	Earth
31*	INDEX	_	Index terminal (Not used)
32	/TEST	Input	Terminal for LSI test
33	EQ2L		L-ch equaliser terminal 2
34	EQ1L		L-ch equaliser terminal 1
35	DVSS		Digital earth
36	CLKI	Input	Clock input terminal
30 37		Input	•
	A3 /DCT	Input	CPU interface address signal 3
38	/RST	Input	Hardware reset input Digital core power sweets (4.05.45.4.05.17)
39	DVDD	-	Digital core power supply (1.65 to 1.95 V)
40	DVSS	_	Digital earth
41	DVDD	<u>-</u>	Digital core power supply (1.65 to 1.95 V)
42	A1	Input	CPU interface address signal 1
43	A0	Input	CPU interface address signal 0
44*	SDOUT	Output	Data output for digital audio output (Not used)
45*	LRCKO	Output	LR clock for digital audio output (Not used)
46	IOVDD2	-	Power supply for terminal (DVDD to 3.30 V)
47	A2	Input	CPU interface address signal 2
48	D6	Input/Output	CPU interface data bus 6
49	D5	Input/Output	CPU interface data bus 5
50	D1	Input/Output	CPU interface data bus 1
51	/CS	Input	CPU interface chip select
52*	GPIO0	Input/Output	GPIO port (Not used)
53*	LED#1	Output	External LED control terminal #1 (Not used)
54	LRCK	Input/Output	LR clock for external audio input
55*		- · · · · · · · · · · · · · · · · · · 	
	BCLKO	Output Input/Output	BIT clock for digital audio output (Not used)
<u>56</u>	D7	Input/Output	CPU interface data bus 7
<u>57</u>	D4	Input/Output	CPU interface data bus 4
58	D2	Input/Output	CPU interface data bus 2
59	IOVDD	_	Terminal power supply for CPU interface
60	/RD	Input	CPU interface read enable

CONFIDENTIAL

Pin No.	Terminal name	Input/Output	Description of terminal
62*	LED#2	Output	External LED control terminal #2 (Not used)
63	BCLK	Input/Output	BIT clock for digital audio input
64	SDIN	Input	Data input for digital audio input
65*	NC	-	Not used
66	D3	Input/Output	CPU interface data bus 3
67	D0	Input/Output	CPU interface data bus 0
68	DVSS	-	Digital earth
69	DVDD	-	Digital core power supply (1.65 to 1.95 V)
70	/WR	Input	CPU interface write enable
71	MTR	Output	External vibrator control terminal
72	LED#0	Output	External LED control terminal #0
73*	NC	_	Not used

In this unit, the terminal with asterisk mark (*) is (open) terminal which is not connected to the outside.

