



Computer Architecture (Fall 2022)

Instruction-Level Parallelism

Dr. Duo Liu (刘铎)

Office: Main Building 0626

Email: liuduo@cqu.edu.cn

Instruction-Level Parallelism

- ILP: overlap the execution of instructions
 - partially (through pipelining)
 - completely (through issuing on multiple functional units)
- Exploiting ILP
 - dynamically and hardware-intensive
 - mostly desktop and server markets (Pentium, MIPS, Alpha...)
 - static and software-intensive
 - embedded system markets (but also, Itanium...)
 - in practice these techniques are often combined
- Exploiting ILP and basic blocks
 - in a typical MIPS program, the <u>average dynamic branch</u> frequency is between 15% and 25%→average length of a basic block is between 4 and 7 instructions
 - necessary to exploit ILP across multiple basic blocks

Reducing CPI (or Increasing IPC)

CPI = CPI_{ideal} + stalls_{structural} + stalls_{data Hazard} + stalls_{control}

technique	reduces
forwarding/ bypassing	potential data-hazard stalls
delayed branches	control-hazard stalls
basic dynamic scheduling (scoreboarding)	data-hazard stalls from true dependecies
dynamic scheduling with register renaming	data-hazard, anti-dep. & output dep. stalls
dynamic branch prediction	control stalls
issuing multiple instruction per clock cycle	ideal CPI
speculation	data-hazard and control-hazard stalls
dynamic memory disambiguation	data-hazard stalls with memory
loop unrolling	control hazard stalls
basic compiler pipeline scheduling	data-hazard stalls
compiler dependency analysis	ideal CPI, data-hazard stalls
software pipelining & trace scheduling	ideal CPI, data-hazard stalls
compiler speculation	ideal CPI, data-hazard stalls

Dependences vs. Hazards

- If two instructions depend on each other
 - they must be executed in order
 - at most, they can be partially overlapped
- Dependences are a property of programs
 - a data dependency in the instruction sequence reflects a data dependency in the original source code
- Based on the given pipeline implementation a data dependency <u>may result</u> in an actual hazard being detected and a possible stall (which reduces or eliminates the instruction overlap)

e.g. moving the branch test for the MIPS from the EX to ID does reduce the branch delay to one, but it may cause a stall in presence of a data dependency

DADDIU R1, R8, -8 BNE R1, R2, Loop

Dependences vs. Hazards (cont.)

- Dependency ≡ hazard potential
 - occurrence of actual hazard and length of any stall is a property of the pipeline implementation
- Dependences determine the order in which results must be computed
- Dependences set an upper bound on the amount of instruction-level parallelism that can be exploited
- Strategies to overcome dependences
 - maintain them, but avoid hazards
 - eliminate them by transforming the code

Dynamic HW Scheduling vs. Static Pipeline Scheduling

- Dynamic Scheduling (HW)
 - tries to avoid stalls when dependences (which could generate hazards) are present
 - does not change the data flow
- Static Scheduling (SW)
 - the compiler tries to minimize stalls by separating dependent instructions so that they will not generate hazards
- The two techniques can be combined as statically scheduled code can run on a processor with a dynamically scheduled pipeline

Dynamic HW Scheduling: Motivations

DIV.D F0, F2, F4 ADD.D F6, F0, F8 SUB.D F8, F8, F14

- SUB.D does not depend on the previous instructions but it can not execute because ADD.D is stalling due to RAW hazard
- With dynamic scheduling, the HW rearranges the instruction execution order to reduce the stalls while maintaining data flow and exception behavior
 - it simplifies compiling
 - code compiled for a given pipeline can be run efficiently on another
 - it handles cases where dependences are unknown at compile time (due to memory references)
 - it is the basis for hardware speculative execution

Out-of-Order Execution

- In-Order Execution: if an instruction is stalled in the pipeline, no later instructions can proceed.
 - Structural and Data hazards are checked at ID.
 - Even if there are later instructions that are independent and would not stall.
- Out-of-Order execution: Decode and Issue instructions in order, but execute the instructions as soon as their data operands are available.
 - It may result in out-of-order completion.
- To implement out-of-order execution, we must split the ID into two stages:
 - Issue—Decode instructions, check for structural hazards.
 - Read operands—Wait until no data hazards, then read operands
- In a dynamically scheduled pipeline:
 - All instructions pass through the issue stage in order (in-order issue);
 - However, they can be stalled or bypass each other in the second stage (read operands) and thus enter execution out-of-order.

Name Dependences and the New Hazards due to Out-of-Order Execution


- True data dependency: an instruction produces a value for a following instruction
 - may lead to a RAW hazard
- Name dependence: no real value must be transmitted between two instructions, but they both use the same register or memory location
 - anti-dependence
 - may lead to a WAR hazard
 - output dependence
 - may lead to a WAW hazard

DIV.D F0, F2, F4 ADD.D F6, F0, F8

ADD.D F6, F0, F8 SUB.D F8 F8, F14

ADD.D F6, F0, F8 MUL.D F6, F10, F9

Dynamic Scheduling & Data Hazards: The Scoreboard Approach




- anti-dependency between ADD.D and SUB.D (may lead to WAR hazard)
- output dependency between MUL.D and ADD.D (may lead to WAW hazard)

- Goal: to maintain CPI≈1 with out-of-order execution by
 - issuing an instruction ASAP
 - taking care of issuing/execution, including all hazard detections
 - 1. checking for structural hazards
 - 2. waiting for absence of data hazards
- Scoreboard was introduced in 1963 with CDC 6600
 - 7 units for integer operations
 - 5 memory reference units
 - 4 FP units


Assumption: Basic Architecture of MIPS Processor with Scoreboard

- Simpler structure than CDC 6600 original one
- For MIPS, focus on FP units (other units have small latencies)
- Assume
 - 1 integer unit
 - integer operations
 - memory references
 - branches
 - 1 FP adder (2 cycles)
 - 2 FP multipliers (10 cycles) γ
 - 1 FP divider (40 cycles)



Scoreboard

- All instructions go through Scoreboard, and Scoreboard record all the data dependencies.
- It can determine when an instruction can read its operands and begin execution.
 - If an instruction has to be stalled (RAW hazards), scoreboard can also find the earliest time when its operands are available.
- The scoreboard also controls when an instruction can write its result into the destination register.
 - To avoid WAW and WAR



MIPS Pipeline Stages with Scoreboard

- All hazard detection and resolution is centralized in the scoreboard module
 - when operands can be read
 - when execution can start
 - when result can be written
- In-order issuing, out-of-order execution and commit
- The ID, EX, and WB stages are replaced by four new stages

1. Issue (ID-1)

- in-order instruction decoding
- check/stall for structural hazards
- check/stall for WAW hazards

2. Read Operands (ID-2)

- wait for each operand availability
- resolve RAW hazards dynamically
- no forwarding, but wait for WB


3. Execution (EX)

- out-of-order execution
- inform scoreboard upon completion

4. Write Result (WB)

- check/stall for WAR hazards
- write result into register asap
- no statically-assigned write slot

MIPS Scoreboard Component



_	struction atus	Wait until	Bookkeeping
1.	Issue	not Busy[FU] and not RRS[D]	$\begin{aligned} \text{Busy}[\text{FU}] \leftarrow \text{true}; & \text{Op}[\text{FU}] \leftarrow \text{op}; \\ & \text{Fi}[\text{FU}] \leftarrow \text{D}; \\ & \text{Fj}[\text{FU}] \leftarrow \text{S1}; & \text{Fk}[\text{FU}] \leftarrow \text{S2}; \\ & \text{Qj} \leftarrow \text{RRS}[\text{S1}]; & \text{Qk} \leftarrow \text{RRS}[\text{S2}]; \\ & \text{Rj} \leftarrow (\text{Qj}\text{==0}); & \text{Rk} \leftarrow (\text{Qk}\text{==0}); \\ & \text{RRS}[\text{D}] \leftarrow \text{FU} \end{aligned}$
2.	Read Operands	Rj=true and Rk=true	Rj ← false; Rk ← false; Qj ← 0; Qk ← 0
3.	Execution Complete	FU is done executing	
4.	Write Result	∀f{ (Fj[f]≠Fi[FU] or Rj[f] = false) & (Fk[f]≠Fi[FU] or Rk[f] = false) }	$\forall f((Qj[f] = FU) \Rightarrow Rj[f] \leftarrow true)$ $\forall f((Qk[f] = FU) \Rightarrow Rk[f] \leftarrow true)$ $RSS[Fi[FU]] \leftarrow 0; Busy[FU] \leftarrow false$

Scoreboard Example: Clock Cycle = 1

Instr	uction	I	ssue	Read C	perano	ds	Exe	c. C	omplete	Wri	te Result
L.D F6,	34 (R2)		1								
L.D F2,	45 (R3)										
MUL.D FO	, F2, F4										
SUB.D F8	, F6, F2										
DIV.D F1	0, F0, F6	5									
ADD.D F6	, F8, F2										
Name	Busy	Ор	Fi	Fj	F	k	Qj		Qk	Rj	Rk
Integer	yes	L.D	F6		R	2					true
Mult-1	no										
Mult-2	no										
Add	no										
Divide	no										
	F0	F2	F4	F6		F8		F1	0		F30
FU				Int	eger						

issue first instruction

Instr	ruction	I	ssue	Read O	perano	ds	Exe	c. <i>C</i>	omplete	W	rite	Result
L.D F6,	34 (R2)		1		2							
L.D F2,	45 (R3)											
MUL.D FO	, F2, F4											
SUB.D F8	, F6, F2											
DIV.D F1	0, F0, F6	5										
ADD.D F6	F10, F0, F6 F6, F8, F2 Busy Op											
Name	Busy	Ор	Fi	Fj	F	k	Qj		Qk	Rj		Rk
Integer	yes	L.D	F6		R	2						false
Mult-1	no											
Mult-2	no											
Add	no											
Divide	no											
	F0	F2	F4	F6		F8		F1	0		1	F30
FU				Int	eger							

read operand; second load instruction cannot be issued (struct. hazard)

Instr	uction	I	ssue	Read O	perano	ds	Exe	c. <i>C</i>	omplete	W	rite	e Result
L.D F6,	34 (R2)		1		2			3	3			
L.D F2,	45 (R3)											
MUL.D FO	, F2, F4											
SUB.D F8	, F6, F2											
DIV.D F1	0, F0, F	6										
ADD.D F6	, F8, F2											
Name	Busy	Ор	Fi	Fj	F	k	Qj		Qk	Rj		Rk
Integer	yes	L.D	F6		R	2						false
Mult-1	no											
Mult-2	no											
Add	no											
Divide	no											
	F0	F2	F4	F6		F8		F1	0			F30
FU				Int	eger						\neg	

execute first load instruction; MUL.D waits too (issuing stage is stalled)

Instr	ruction	I	ssue	Read (Operano	ls	Exe	c. C	omplete	Writ	te Result
L.D F6,	34 (R2)		1		2			3	3		4
L.D F2,	45 (R3)										
MUL.D FO	, F2, F4										
SUB.D F8	, F6, F2										
DIV.D F1	34 (R2)										
ADD.D F6	, F8, F2										
Name	Busy	Ор	Fi	Fj	F	K	Qj		Qk	Rj	Rk
Integer	no										
Mult-1	no										
Mult-2	no										
Add	no										
Divide	no										
	F0	F2	F4	F6		F8		F1	0		F30
FU											

first load instruction commits (writing F6)

Instr	uction	Is	ssue	Read C	perano	ls	Exe	c. Co	omplete	Wr	ite Result
L.D F6,	34 (R2)		1		2			3	3		4
L.D F2,	45 (R3)		5								
MUL.D FO	, F2, F4										
SUB.D F8	, F6, F2										
DIV.D F1	0, F0, F6	;									
ADD.D F6	, F8, F2										
Name	Busy	Ор	Fi	Fj	FI	<	Qj		Qk	Rj	Rk
Integer	yes	L.D	F2		R:	3					true
Mult-1	no										
Mult-2	no										
Add	no										
Divide	no										
	F0	F2	F4	F6		F8		F10	0		F30
FU		Intege	er								

issue second load instruction

Instr	uction	I	ssue	R	ead (Operano	ls	Exe	c. <i>C</i>	omplete		Write	e Result
L.D F6,	34 (R2)		1			2			3	3			4
L.D F2,	45 (R3)		5			6							
MUL.D F0	, F2, F4		6										
SUB.D F8	, F6, F2												
DIV.D F1	0, F0, F	'6											
ADD.D F6	, F8, F2												
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk		Rj	Rk
Integer	yes	L.D	F2			R3							false
Mult-1	yes	MUL.D	F0	F	2	F4		Integ	er		f	alse	true
Mult-2	no												
Add	no												
Divide	no												
	F0	F2	F4		F6		F8		F1	0			F30
FU	Mult-1	Integ	er										

read operands of second load instruction; issue multiply instruction

Instr	uction	I	ssue	R	ead (Operano	s	Exe	c. <i>C</i>	omplete		Write	e Result
L.D F6,	34 (R2)		1			2			3	3			4
L.D F2,	45 (R3)		5			6			7	7			
MUL.D FO	, F2, F4		6										
SUB.D F8	, F6, F2		5 6 7 Fi F2 .D F0										
DIV.D F1	0, F0, F	6	1 5 6 7 Fi D F2										
ADD.D F6	, F8, F2												
Name	Busy	Ор	Fi	F	ij	Fk		Qj		Qk		Rj	Rk
Integer	yes	L.D	F2			R3							false
Mult-1	yes	MUL.D	F0	F	2	F4		Integ	er			false	true
Mult-2	no												
Add	yes	SUB.D	F8	F	6	F2				Integ	er	true	false
Divide	no												
	F0	F2	F4		F6		F8		F1	0			F30
FU	Mult-1	Intege	er				F	Add					

[·] execute second load instruction; stall multiply; issue subtraction

Instr	uction	I	ssue	Re	ad (Operano	s	Exe	c. C	omplete		Write	e Result
L.D F6, 3	2, 45 (R3) F0, F2, F4 F8, F6, F2 F10, F0, F6 F6, F8, F2 Re Busy no yes M no yes S yes D		1			2			3	}			4
L.D F2, 4	34 (R2) 45 (R3) , F2, F4 , F6, F2 0, F0, F6 , F8, F2 Busy Op no yes MUL.D no yes SUB.D yes DIV.D		5			6			7	7			8
MUL.D FO,	B4 (R2) B5 (R3) F2, F4 F6, F2 D, F0, F6 F8, F2 Busy Op no yes MUL.D no yes SUB.D yes DIV.D F0 F2		6										
SUB.D F8,	F6, F2		7										
DIV.D F10), F0, F	6	8										
ADD.D F6,	F8, F2												
Name	Busy	Ор	Fi	F,	j	Fk		Qj		Qk		Rj	Rk
Integer	no												
Mult-1	yes	MUL.D	F0	Fá	2	F4		Integ	er			true	true
Mult-2	no												
Add	yes	SUB.D	F8	F	ó	F2				Intege	er	true	true
Divide	yes	DIV.D	F10	F)	F6		Mult-	1			false	true
	F0	F2	F4		F6		F8		F10	0			F30
FU	Mult-1						/	Add	D	ivide			

[·] issue division; second load instruction is done; F2 ready (but not read yet)

Instr	ruction	I	ssue	Re	ad (Operano	s	Exe	c. C	omplete	Write	e Result
L.D F6,	34 (R2)		1			2			3	3		4
L.D F2,	45 (R3)		5			6			7	7		8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9						
DIV.D F1	0, F0, F	6	8									
ADD.D F6	, F8, F2											
Name	Busy	Ор	Fi	Fj		Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F2	2	F4					false	false
Mult-2	no											
Add	yes	SUB.D	F8	F6	5	F2					false	false
Divide	yes	DIV.D	F10	FC)	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10	0		F30
FU	Mult-1						/	Add	D	ivide		

[·] reading operands of multiplication and subtraction; addition not issued

Instr	uction	I	ssue	Re	ead (Operano	s	Exe	c. Complete	:	Write	e Result
L.D F6,	34 (R2)		1			2			3			4
L.D F2,	45 (R3)		5			6			7			8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	L.D F0, F2, F4 B.D F8, F6, F2 V.D F10, F0, F D.D F6, F8, F2 Name Busy		7			9						
DIV.D F1	0, F0, F	6	8									
ADD.D F6	DD.D F6, F8, F2 Name Busy											
Name	7.D F10, F0, F6 9.D F6, F8, F2 Name Busy eger no t-1 yes		Fi	F	j	Fk		Qj	QI		Rj	Rk
Integer	ne Busy Op											
Mult-1	yes	MUL.D	F0	F2		F4					false	false
Mult-2	no											
Add	yes	SUB.D	F8	F	ó	F2					false	false
Divide	de yes DIV.D F10		F10	F()	F6		Mult-	-1		false	true
	F0	F2	F4		F6		F8		F10			F30
FU	Mult-1						/	Add	Divide			

[·] multiplication (10 cycles) and subtraction (2 cycles) are executing

Scoreboard Example: Clock Cycle = 11

Instr	ruction	I	ssue	R	ead (Operano	ls	Exe	c. Comple	te	Write	e Result
L.D F6,	34 (R2)		1			2			3			4
L.D F2,	45 (R3)		5			6			7			8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9			11			
DIV.D F1	0, F0, F	6	8									
ADD.D F6	, F8, F2											
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	yes	SUB.D	F8	F	6	F2					false	false
Divide	yes	DIV.D	F10	F	0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10			F30
FU	Mult-1						A	Add	Divide	:		

subtraction execution is completed

Instr	uction	I	ssue	Re	ead (Operano	s	Exe	c. Coi	mplete	Write	e Result
L.D F6,	34 (R2)		1			2			3			4
L.D F2,	45 (R3)		5			6			7			8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9			11			12
DIV.D F1	0, F0, F	6	8									
ADD.D F6	, F8, F2											
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	no						T					
Divide	yes	DIV.D	F10	F(0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10			F30
FU	Mult-1								Di	vide		

subtraction is done and result is written into F8

Instr	uction	I	ssue	R	ead (Operano	s	Exe	c. Comple	te	Write	e Result
L.D F6, 3	34 (R2)		1			2			3			4
L.D F2, 4	15 (R3)		5			6			7			8
MUL.D F0,	F2, F4		6			9						
SUB.D F8,	F6, F2		7			9			11			12
DIV.D F10), F0, F	6	8									
ADD.D F6,	F8, F2		13									
Name	Busy	Ор	Fi	F	j	Fk		Qj	(ર્k	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					true	true
Divide	yes	DIV.D	F10	F	0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10			F30
FU	Mult-1				P	Add			Divid	3		

[·] addition is issued because FP adder is now available

Instr	uction	I	ssue	Re	ead (Operano	ls	Exe	c. Co	mplete	Write	e Result
L.D F6,	34 (R2)		1			2			3			4
L.D F2,	45 (R3)		5			6			7	•		8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9			11	1		12
DIV.D F1	0, F0, F	6	8									
ADD.D F6	, F8, F2		13			14						
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					false	false
Divide	yes	DIV.D	F10	F	0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10)		F30
FU	Mult-1				P	Add			D	ivide		

[·] addition operands are read and execution starts (will take two cycles)

Instr	uction	I	ssue	Re	ead (Operano	s	Exe	c. <i>C</i>	omplete	Write	e Result
L.D F6, 3	34 (R2)		1			2			3	3		4
L.D F2, 4	15 (R3)		5			6			7	7		8
MUL.D FO	F2, F4		6			9						
SUB.D F8	F6, F2		7			9			1	1		12
DIV.D F10), FO, F	6	8									
ADD.D F6	F8, F2		13			14						
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					false	false
Divide	yes	DIV.D	F10	F(0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F1	0		F30
FU	Mult-1				P	Add			1	ivide		

[·] executing addition (1 more cycle) and multiplication (still 4 more to go)

Instr	uction	I	ssue	Re	ead (Operano	s	Exe	c. <i>C</i> (omplete	Write	e Result
L.D F6, 3	34 (R2)		1			2			3	3		4
L.D F2,	45 (R3)		5			6			7	7		8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9			1	1		12
DIV.D F10	0, F0, F	6	8									
ADD.D F6	, F8, F2		13			14			1	6		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	Fã	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F8	3	F2					false	false
Divide	yes	DIV.D	F10	F()	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10	0		F30
FU	Mult-1				P	Add			D	ivide		

[·] addition execution is completed, but multiplication has still 3 more to go

Instr	uction	I	ssue	Re	ead (Operano	ls	Exe	c. Co	mplete	Write	e Result
L.D F6,	34 (R2)		1			2			3			4
L.D F2,	45 (R3)		5			6			7	,		8
MUL.D FO	, F2, F4		6			9						
SUB.D F8	, F6, F2		7			9			11	1		12
DIV.D F1	0, F0, F	'6	8									
ADD.D F6	, F8, F2		13			14			16	, ,		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	Fa	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F8	8	F2					false	false
Divide	yes	DIV.D	F10	F(0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F10)		F30
FU	Mult-1				P	Add			D	ivide		

[·] addition stalls (result is not written) to avoid WAR hazard on F6

Instr	uction	I	ssue	Re	ad Operan	ds	Exe	c. Complete	3	Write	e Result
L.D F6,	34 (R2)		1		2			3			4
L.D F2,	45 (R3)		5		6			7			8
MUL.D FO	, F2, F4		6		9						
SUB.D F8	, F6, F2		7		9			11		:	12
DIV.D F1	0, F0, F	'6	8								
ADD.D F6	, F8, F2		13		14			16			
Name	Busy	Ор	Fi	Fj	Fk		Qj	Q	(Rj	Rk
Integer	no										
Mult-1	yes	MUL.D	F0	F2	? F4					false	false
Mult-2	no										
Add	yes	ADD.D	F6	F8	F2					false	false
Divide	yes	DIV.D	F10	F0) F6		Mult-	1		false	true
	F0	F2	F4		F6	F8		F10			F30
FU	Mult-1				Add			Divide			

[·] multiplication is completing, division waits for it, addition waits for division

Instr	uction	I	ssue	R	ead (Operano	s	Exe	c. <i>C</i>	omplete	Write	e Result
L.D F6, 3	34 (R2)		1			2			3	3		4
L.D F2, 4	15 (R3)		5			6			7	7		8
MUL.D FO	F2, F4		6			9			1	9		
SUB.D F8	, F6, F2		7			9			1	1		12
DIV.D F10), FO, F	6	8									
ADD.D F6	, F8, F2		13			14			1	6		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	yes	MUL.D	F0	F	2	F4					false	false
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					false	false
Divide	yes	DIV.D	F10	F	0	F6		Mult-	1		false	true
	F0	F2	F4		F6		F8		F1	0		F30
FU	Mult-1				A	Add			0	ivide		

multiplication execution is finally completed

Instr	uction	I	ssue	R	ead (Operano	s	Exe	c. <i>C</i>	omplete	Write	e Result
L.D F6, 3	34 (R2)		1			2			;	3		4
L.D F2, 4	45 (R3)		5			6			7	7		8
MUL.D FO	, F2, F4		6			9			1	9		20
SUB.D F8	, F6, F2		7			9			1	1		12
DIV.D F10), F0, F	6	8									
ADD.D F6	, F8, F2		13			14			1	6		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	no											
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					false	false
Divide	yes	DIV.D	F10	F	0	F6					true	true
	F0	F2	F4		F6		F8		F1	0		F30
FU					-	Add			1	Divide		

multiplication has committed (writing F0)

Instr	uction	I	ssue	Re	ead (Operano	ls	Exe	c. <i>C</i>	omplete	Write	e Result
L.D F6,	34 (R2)		1			2			;	3		4
L.D F2,	45 (R3)		5			6			7	7		8
MUL.D FO	, F2, F4		6			9			1	9	i	20
SUB.D F8	, F6, F2		7			9			1	1		12
DIV.D F1	0, F0, F	6	8			21						
ADD.D F6	, F8, F2		13			14			1	6		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	no											
Mult-2	no											
Add	yes	ADD.D	F6	F	8	F2					false	false
Divide	yes	DIV.D	F10	F	0	F6					false	false
	F0	F2	F4		F6		F8		F1	0		F30
FU					/	Add			1	Divide		

reading division operands

Instr	uction	I	ssue	Re	ead (Operano	s	Exe	c. <i>C</i>	omplete	Write	e Result
L.D F6, 3	34 (R2)		1			2			3	3		4
L.D F2,	45 (R3)		5			6			7	7		8
MUL.D FO	, F2, F4		6			9			1	9		20
SUB.D F8	, F6, F2		7			9			1	1		12
DIV.D F10), F0, F	5	8			21						
ADD.D F6	, F8, F2		13			14			1	6		22
Name	Busy	Ор	Fi	F,	j	Fk		Qj		Qk	Rj	Rk
Integer	no											
Mult-1	no											
Mult-2	no											
Add	no											
Divide	yes	DIV.D	F10	F(0	F6					false	false
	F0	F2	F4		F6		F8		F1	0		F30
FU									1	Divide		

No more WAR hazards, addition can write result into F6

Instr	uction	I	ssue	Read	Exec. Complete				Write Result				
L.D F6,	34 (R2)		1		3				4				
L.D F2,	45 (R3)		5	6			7				8		
MUL.D FO	, F2, F4		6		19				20				
SUB.D F8, F6, F2			7		11				12				
DIV.D F10, F0, F6		6	8		61								
ADD.D F6, F8, F2			13		14			16			22		
Name	Busy	Ор	Fi	Fj	Fk		Qj		Qk		Rj	Rk	
Integer	no												
Mult-1	no												
Mult-2	no												
Add	no												
Divide	yes	DIV.D	F10	F0	F6						false	false	
	F0	F2	F4	F	F6		F8		F10			F30	
FU								1	Divide				

[·] After 40 cycles division execution is completed

Instruction		Issue		Read Operands				Exec. Complete				Write Result		
L.D F6, 34(R2)		1		2				3				4		
L.D F2, 45(R3)		5	6				7				8			
MUL.D F0, F2, F4		6	9			19				20				
SUB.D F8, F6, F2		7	9			11				12				
DIV.D F10, F0, F6		8		21			61				62			
ADD.D F6	ADD.D F6, F8, F2		13		14			16				22		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk		Rj	Rk	
Integer	no													
Mult-1	no													
Mult-2	no													
Add	no													
Divide	no													
	F0	F2	F4		F6		F8		F1	0			F30	
FU														

[·] Division commits and the whole program is done

Instruction		I	Issue		Read Operands			Exec. Complete				Write Result		
L.D F6, 34(R2)			1		2			3				4		
L.D F2, 45(R3)			6				7				8			
MUL.D F0, F2, F4		6		9				19				20		
SUB.D F8, F6, F2		7		9				11				12		
DIV.D F10, F0, F6			21			61				62				
ADD.D F6	ADD.D F6, F8, F2		13		14			16				22		
Name	Busy	Ор	Fi	F	j	Fk		Qj		Qk		Rj	Rk	
Integer	no													
Mult-1	no													
Mult-2	no													
Add	no													
Divide	no													
	F0	F2	F4		F6		F8		F1	0			F30	
FU														

^{· 62} cycles necessary (in-order issue; out-of-order execution & commit)

- The CDC 6600 designers measured
 - 1.7x performance improvement for FORTRAN programs
 - 2.5x performance improvement for assembly programs
 - but before breakthroughs in DRAM, SW scheduling, caches...
 - dynamic scheduling now popular with multiple-issue & speculation
- CDC 6600 scoreboard had about as much logic as one of the functional units
 - but four times as many buses as a simple in-order implementation
- In eliminating stalls, a scoreboard is limited by
 - # of scoreboard entries ≥ window size
 - amount of parallelism among the instructions
 - recall that CDC 6600 windows do not extend beyond a basic block
 - # and type of functional units (structural hazards)
 - # of buses ≥ # functional units proceeding in steps 2 & 4
 - presence of anti-dependences and output dependences