

A LABVIEW BASED SOFTWARE DEFINED RADIO  
FOR CARRIER AND SYMBOL TIMING EXTRACTION

BY

SERGIO LARA, B.S.

A thesis submitted to the Graduate School  
in partial fulfillment of the requirements

for the degree

Master of Science

Major Subject: Electrical Engineering

New Mexico State University

Las Cruces New Mexico

April 2020

ProQuest Number:27838233

All rights reserved

INFORMATION TO ALL USERS

The quality of this reproduction is dependent on the quality of the copy submitted.

In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.



ProQuest 27838233

Published by ProQuest LLC (2020). Copyright of the Dissertation is held by the Author.

All Rights Reserved.

This work is protected against unauthorized copying under Title 17, United States Code  
Microform Edition © ProQuest LLC.

ProQuest LLC  
789 East Eisenhower Parkway  
P.O. Box 1346  
Ann Arbor, MI 48106 - 1346

*Sergio Lara*

---

*Candidate*

*Electrical Engineering*

---

*Major*

This Thesis is approved on behalf of the faculty of New Mexico State University, and it is acceptable in quality and form for publication:

*Approved by the thesis Committee:*

*Dr. Charles Creusere*

---

*Chairperson*

*Dr. Paul Furth*

---

*Committee Member*

*Dr. David Mitchell*

---

*Committee Member*

## DEDICATION

I dedicate this work to my parents, Graciela and Jesus, who love me unconditionally, and my brothers, Jesus and Christian, for their continuous support.

PREVIEW

## ACKNOWLEDGMENTS

I wish to express my deepest gratitude to my advisor, Dr. Charles Creusere, for his continuous support, encouragement, and patience. Besides my advisor, I would like to thank Mark Dunham for his expertise in the field. Lastly, my sincere thanks to Applied Technology Associates for providing me with the opportunity to work on this research project.

PREVIEW

## VITA

March 30, 1994	Born at El Paso, Texas
2012-2016	B.S., New Mexico State University, Las Cruces, NM
2014-2016	Computer Technician, New Mexico State University New Mexico State University
2018-2020	Research Assistant, Electrical Engineering Department New Mexico State University

Major Field: Electrical Engineering

PREVIEW

# ABSTRACT

## A LABVIEW BASED SOFTWARE DEFINED RADIO FOR CARRIER AND SYMBOL TIMING

BY

SERGIO LARA, B.S.

Master of Science

New Mexico State University

Las Cruces, New Mexico, 2020

Dr. Charles Creusere, Chair

In this project, we study LabVIEW and LabVIEW FPGA as a possible environment for software-defined radio development. In addition, a software defined radio receiver is built to extract data for possible use in satellite diagnostics.

LabVIEW and LabVIEW FPGA are National Instruments proprietary graphical programming languages which use the dataflow programming paradigm. Coupled with National Instruments' vector signal transceiver and FPGA module, the intricacies of developing an SDR which includes a phase-locked loop for carrier phase extraction and a symbol timing algorithm are explored. Additionally, the FPGA tools readily available through the integrated Xilinx intellectual property blocks are investigated and used in the developed software-defined radio.

The developed radio using LabVIEW contains two parts: a phase-locked loop and a symbol timing algorithm. Using a Weaver demodulator and a complex to complex mixer, the PLL was developed and the carrier phase was extracted. Furthermore, the symbol arrival time intervals were calculated through a window based detection algorithm. Lastly, a two-stage archiving protocol was designed, where data is temporarily stored in a buffer on the FPGA board and then streamed to the hard drive in an efficient fashion.

PREVIEW



# CONTENTS

LIST OF FIGURES . . . . .	ix
1 INTRODUCTION . . . . .	1
2 BACKGROUND . . . . .	3
2.1 FPGA . . . . .	3
2.2 Carrier Frequency and Doppler Effect . . . . .	3
2.3 Digital Modulations . . . . .	4
2.4 Pulse Code Modulation . . . . .	5
3 NATIONAL INSTRUMENTS LABVIEW . . . . .	6
3.1 Single Cycle Timing Loop(SCTL) . . . . .	9
3.2 Xilinx Direct Digital Synthesizer(DDS) . . . . .	10
3.3 Xilinx FIR Compiler . . . . .	10
3.4 Xilinx Binary Counter . . . . .	12
3.5 First In First Out Transfer Protocol . . . . .	13
3.5.1 P2P FIFO . . . . .	13
3.5.2 DMA FIFO . . . . .	14
3.6 DRAM Buffer . . . . .	16
3.7 TDMS files . . . . .	18
3.8 Hardware . . . . .	19
4 SOFTWARE-DEFINED RADIO . . . . .	21
4.1 PLL . . . . .	22

4.1.1	Weaver Demodulator . . . . .	22
4.1.2	Vector Signal Transceiver (VST) . . . . .	25
4.1.3	Complex to Complex Mixer . . . . .	28
4.1.4	Finite Impulse Response (FIR) Filters . . . . .	30
4.1.5	Infinite Impulse Response (IIR) Filter . . . . .	33
4.1.6	Feedback and DDS Conversion Code . . . . .	36
4.2	Symbol Timing . . . . .	38
4.2.1	Symbol Transition Extraction . . . . .	39
4.2.2	Window Creation . . . . .	41
4.2.3	Symbol Detector/Estimation . . . . .	43
4.2.4	Symbol Interval . . . . .	46
4.3	Archiving . . . . .	48
4.3.1	Decimation . . . . .	49
4.3.2	Buffer . . . . .	50
4.3.3	TDMS storage . . . . .	52
4.4	Graphical User Interface . . . . .	54
5	RESULTS . . . . .	55
6	CONCLUSION . . . . .	61
	REFERENCES . . . . .	62

## LIST OF FIGURES

1	Xilinx DDS Compiler dialog box . . . . .	11
2	Xilinx FIR Compiler dialog box . . . . .	13
3	P2P Architecture . . . . .	13
4	DMA FIFO Architecture . . . . .	15
5	DMA FIFO blocks . . . . .	15
6	Buffer Control Code . . . . .	16
7	Software Defined Radio Full FPGA Code . . . . .	21
8	Phase Locked Loop LabVIEW FPGA Code . . . . .	22
9	Weaver Demodulator . . . . .	23
10	Complex Mixer Block Diagram . . . . .	24
11	VST and P2P Host Code . . . . .	26
12	VST GUI Options . . . . .	26
13	VST Buffer Algorithm . . . . .	28
14	PLL Complex Mixer LabVIEW FPGA Code . . . . .	29
15	PLL FIR Filters LabVIEW FPGA Code . . . . .	30
16	FIR Frequency Response . . . . .	32
17	PLL IIR Filter LabVIEW FPGA Code . . . . .	33
18	IIR Frequency Response . . . . .	35
19	PLL DDS Conversion LabVIEW FPGA Code . . . . .	35
20	Symbol Timing LabVIEW FPGA Code . . . . .	38

21	Symbol Timing LabVIEW GUI . . . . .	38
22	Symbol Transition Detection LabVIEW FPGA Code . . . . .	39
23	Symbol Window Creation LabVIEW FPGA Code . . . . .	41
24	Symbol Detection and Estimation LabView FPGA Code . . . . .	44
25	Symbol Interval LabVIEW FPGA Code . . . . .	46
26	Decimation and Buffer LabVIEW Code . . . . .	48
27	Archiving Portion of the GUI . . . . .	48
28	DRAM Buffer Data Extraction Code . . . . .	50
29	TDMS storage LabVIEW Code . . . . .	52
30	Graphical User Interface of the Software Defined Radio . . . . .	54
31	SDR Output for BPSK Signal at 32ksps . . . . .	55
32	SDR Output for BPSK Signal at 64ksps . . . . .	57
33	SDR Output for BPSK Signal at 64ksps . . . . .	58
34	SDR Output for BFSK Signal at 32ksps . . . . .	59

# 1 INTRODUCTION

LabVIEW is a language created by National Instruments used in the creation of test and measurement automations. With the introduction of LabVIEW FPGA and the introduction of the FlexRIO FPGA module, it is desired to determine whether LabVIEW is a viable option for designing software defined radios. Previous software defined radio development kits have not provided communications engineers with a well polished environment, with many systems still implemented using analog hardware. Advances in embedded systems have opened up the possibility for communications components to be implemented digitally. Various SDRs have been implemented on FPGA cards using languages such as VHDL and Verilog, but knowledge of script programming is required to use them. Using an FPGA card, it is desirable to determine whether LabVIEW is a suitable environment for software defined radios.

Communications systems are dependent on the crystal oscillators to properly generate the carrier sinusoid and the symbol timing intervals. Over time, the the oscillator crystal wears out, causing the frequency of the sinusoids to deviate from the desire value. In situation where the deviations are small, the small change in frequency can be ignored or possibly fixed, through a software update of the communications system. On the other hand, if the deviations become large enough or the deviations change sporadically, the communications system becomes unusable. Therefore, it is imperative to know the health of the crystal oscillator. However, determining the health of the oscillator crystal in a satellite in orbit is impossible. To estimate the health of the satellite, a software defined radio capable of tracking and logging the carrier frequency and the symbol timing deviations is desired.

Using such a system, it may be possible to determine the health of the crystal with post processing without the need to physically inspect the satellite.

PREVIEW

## 2 BACKGROUND

### 2.1 FPGA

Field Programmable Gate Arrays (FPGAs) are programmable semiconductor devices that can be programmed to run highly complex algorithms [17]. Application Specific Integrated Circuits (ASICs), on the other hand, are custom manufactured chips designed to perform a task. Comparing the two, ASICs outperform the FPGAs in speed and power consumptions, but are not programmable; therefore, updates to the algorithm or to apply error fixes are impossible. Due to advances in technology, FPGA have become extremely powerful and are used in a wide range of applications including: aerospace & defense, audio, medical, wired communications, and, even, wireless communications [17]. Additionally, the programmability of the FPGA allows for faster development of systems. The longest step in developing a system with an FPGA is the compilation of the code. Even with a fast server, the compilation can take multiple hours to complete. In contrast, an ASIC requires weeks to design and manufacture. Lastly, the cost to manufacture an ASIC is high while multiple codes can be compiled and uploaded to the FPGA, allowing for different systems to be implemented at the cost of one FPGA.

### 2.2 Carrier Frequency and Doppler Effect

Satellites communicate to the earth station by modulating a digital signal with a carrier sinusoid. To generate the carrier of the signal, an oscillator is configured to run at a specific frequency. The signal is then transmitted to the earth station, where it is demodulated and decoded. In order for the communication systems to work, the satellite and the earth

station must generate the exact same carrier. In other words, the carrier sinusoids should have the same frequency and the same phase. This poses a great problem in real world applications. As the satellite orbits the earth, the apparent carrier frequency of the signal will change as observed by the ground station. This effect is known as the doppler effect, which is the change in frequency produced by a moving source with respect to an observer [2]. Phase-locked loops can be implemented in the receiver to ensure that its generated carrier is identical to the modified carrier of the received waveform.

### 2.3 Digital Modulations

Two types of digital modulation types are commonly used for satellite earth station communications: binary phase shift keying (BPSK) and binary frequency shift keying (BFSK). With BPSK, the phase of the carrier is determined by the bit being transmitted (i.e., a "0" or a "1"). Any combination of phases can be used, although, to obtain optimum performance, the phases should be separated by  $180^\circ$  [5]. For example, to send a "1", the output carrier would have a phase of  $0^\circ$  and to send a "0", the output carrier would have a phase of  $180^\circ$ . BFSK, on the other hand, changes the frequency of the carrier signal based on the bit transmitted. The best performance for BFSK is obtained when the two frequencies are orthogonal to each other, with the average of the two frequency being the desired center frequency. To achieve orthogonality, the frequency should be separated by  $\frac{1}{T}$ , where  $T$  is the bit period or interval. For instance, when a "1" is transmitted the frequency of the signal is  $2.271716GHz$ ; when a "0" is transmitted, the frequency of the signal would be  $2.271684GHz$ . The average of the two frequency is the center frequency of  $2.2717GHz$ .