# Rely-guarantee Reasoning about Concurrent Memory Management in Zephyr RTOS

Yongwang Zhao<sup>1</sup> and David Sanán<sup>2</sup>

School of Computer Science and Engineering, Beihang University, Beijing, China
 School of Computer Science and Engineering, Nanyang Technological University, Singapore
 Email: zhaoyw@buaa.edu.cn

**Abstract.** Formal verification of concurrent operating systems (OSs) is challenging, and in particular the verification of the dynamic memory management due to its complex data structure and allocation algorithm. This paper presents the first formal specification and mechanized proof of the concurrent buddy memory allocation for a real-world OS. We develop a fine-grained formal specification of the buddy memory management in Zephyr RTOS. To ease validation of the specification and the source code, the provided specification closely follows the C code. Then, we use the rely-guarantee technique to conduct the compositional verification of functional correctness and invariant preservation. During the formal verification, we found three bugs and one security flaw in the C code of Zephyr.

#### 1 Introduction

The operating system (OS) is a fundamental component of critical systems. Thus, correctness and reliability of systems highly depend on the system's underlying OS. As a key functionality of OSs, the memory management provides ways to dynamically allocate portions of memory to programs at their request, and free it for reuse when no longer needed. Since program variables and data are stored in the allocated memory, an incorrect specification and implementation of the memory management may lead to system crashes or exploitable attacks of the whole system. RTOS are frequently deployed on critical systems, making formal verification of RTOS necessary to ensure their reliability.

One of the state of the arts RTOS is Zephyr RTOS [1], a Linux Foundation project. Zephyr is an open source RTOS for connected, resource-constrained devices, and built with security and safety design in mind. Zephyr uses a buddy memory allocation algorithm optimized for RTOS, and that allows multiple threads to concurrently manipulating shared memory pools with fine-grained locking.

Formal verification of concurrent memory management in Zephyr is a challenging work. (1) To achieve high performance, data structures and algorithms in Zephyr are complex. The buddy memory allocation can split large blocks into smaller ones, allowing blocks of different sizes to be allocated and released efficiently while limiting memory fragmentation concerns. Seeking performance, Zephyr uses a multi-level structure where each level has a bitmap and a linked list of free memory blocks. The levels of bitmaps actually form a forest of quad trees of bits. Memory addresses are used as a reference to memory blocks, so the algorithm has to deal with address alignment and computation concerning the block size at each level, increasing the complexity of its

verification. (2) Algorithm and data structures high complexity implies as well complex invariants that the formal model must preserve. These invariants have to guarantee the well-shaped bitmaps and their consistency to free lists. To prevent memory leaks and block overlapping, a precise reasoning shall keep track of both numerical and shape properties. (3) Thread preemption and fine-grained locking make kernel execution of memory services to be concurrent.

In this paper, we apply the rely-guarantee reasoning technique to the concurrent buddy memory management in Zephyr. All of the formal specification and proofs are developed in Isabelle/HOL and are available at https://anonympaper.github.io/CAV2019/. This work is carried out on top of  $\pi$ -Core, a rely-guarantee framework for concurrent reactive systems [4].  $\pi$ -Core introduces a concurrent imperative system specification language driven by "events" that supports reactive semantics of interrupt handlers (e.g. kernel services, scheduler) in OSs, and thus makes formal specification of Zephyr simpler. The language embeds Isabelle/HOL data types and functions, therefore it is as rich as the own Isabelle/HOL.  $\pi$ -Core concurrent constructs allow to specify Zephyr multi-thread interleaving, fine-grained locking, and thread preemption. Compositionality of rely-guarantee make feasible to prove functional correctness of Zephyr and the invariant of its data structures.

We first analyze structural properties of memory pools in Zephyr (Section 3). The properties clarify the constraints and consistency of quad trees, free block lists, memory pool configuration, and waiting threads. All of them are defined as invariants for which preservation is formally verified. From the well-shaped properties of quad trees, we can derive a critical property to prevent memory leaks, i.e., memory blocks cover the whole memory address of the pool, but not overlap each other.

Together with the formal verification of Zephyr, we aim at the highest assurance level (EAL 7) evaluation of Common Criteria (CC) [2], which was declared this year as the candidate standard for security certification by the Zephyr project. Therefore, we develop a fine-grained low level formal specification of buddy memory management (Section 4). The specification has a line-to-line correspondence with the Zephyr C code, and thus is able to do the *code-to-spec* review required by the EAL 7 evaluation, covering all the data structures and imperative statements present in the implementation.

We enforce the formal verification of functional correctness and invariant preservation by the rely-guarantee proof system (Section 5), which supports total correctness for loops where fairness does not need to be considered. The formal verification revealed three bugs and a security flaw in the C code: an incorrect block split, an incorrect return of kernel services, and non-termination of a loop (Section 6). Two of them are critical and have been repaired in the latest release of Zephyr. The third bug cause nontermination of the allocation service when trying to allocate a block of a larger size than the maximum allowed. The security flaw involves not checking tampering of the block information structure, leading to memory fragmentation.

**Related work.** (1) Memory models [18] provide the necessary abstraction to separate the behaviour of a program from the behaviour of the memory it reads and writes. There are many formalizations of memory models in the literature, e.g., [15,20,11,22,16]. Some of them create abstract specification of memory allocation and release [11,22,16]. (2) Formal verification of OS memory management has been studied in CertiKOS[21,12],

seL4 [14,13], Verisoft [3], and in some hypervisors [5,6]. Some of them [12,5] considers the concurrency. Comparing to buddy memory allocation, the data structures and algorithms verified in [12] are relatively simpler, without block split/coalescence and multiple levels of free lists and bitmaps. [5] only considers virtual mapping but not allocation or deallocation of memory areas. (3) Algorithms and implementations of dynamic memory allocation have been formally specified and verified [24,8,17,19,9,10]. The buddy memory allocation is only studied in [10] without consideration of concrete data structures (e.g. bitmaps) and concurrency. To the best of our knowledge, this paper presents the first formal specification and mechanized proof for a concurrent buddy memory allocation of a realistic operating system.

# 2 Concurrent Memory Management in Zephyr RTOS

In Zephyr, a memory pool is a kernel object that allows memory blocks to be dynamically allocated from a designated memory region and released back into the pool. Its definition in the C code is shown as follows. A memory pool's buffer (\*buf) is an  $n_-$  max-size array of blocks of  $max\_sz$  bytes at level 0, with no wasted space between them. The size of the buffer is thus  $n_-max \times max\_sz$  bytes long. Zephyr tries to satisfy a memory request by splitting available blocks into smaller ones fitting as best as possible the size requested. Each of these "level 0" blocks is a quad-block that can be split into four smaller "level 1" blocks of equal size. Likewise, each level 1 block is itself a quad-block and can be split again. At each level, the four smaller blocks become a buddy or partner to each other. The block size at level l is thus  $max\_sz/4^l$ .

The pool is initially configured with the parameters  $n\_max$  and  $max\_sz$ , together a third parameter  $min\_sz$ .  $min\_sz$  defines the minimum size for an allocated block and must be at least  $4 \times X$  (X > 0) bytes long. The memory pool blocks is recursively split into quarters until blocks of the minimum size are obtained, at which point no further split can occur. The depth at which  $min\_sz$  blocks are allocated is  $n\_levels$  and satisfies that  $n\_max = min\_sz \times 4^{n\_levels}$ .

```
struct k_mem_block_id {
                                          struct k mem block {
  u32_t pool : 8;
                                            void *data;
  u32_t level : 4;
                                            struct k_mem_block_id id;
  u32_t block : 20;
                                          struct k_mem_pool {
struct k_mem_pool_lvl {
                                            void *buf;
  union {
                                            size_t max_sz;
   u32_t *bits_p;
                                            u16_t n_max;
   u32_t bits;
                                            u8_t n_levels;
                                            u8_t max_inline_level;
  sys_dlist_t free_list;
                                            struct k_mem_pool_lvl *levels;
                                            _wait_q_t wait_q;
```

Every memory block is composed of a tuple level; a block index within the level, ranging from 0 to  $(n\_max \times 4^{level}) - 1$ ; and data representing the block start address, which is equal to  $buf + (max\_sz/4^{level}) \times block$ . We use a tuple (level, block) to uniquely represent a block within a pool p.

A memory pool keeps track of how its buffer space has been split using a linked list *free\_list* with the start address of the free blocks in each level. To improve the performance of coalescing partner blocks, memory pools maintain a bitmap at each level

```
static int pool_alloc(struct k_mem_pool *p,struct k_mem_block *block,size_t size)
2
        ... //calcuate lsizes[], alloc_l and free_l
3
4
      if (alloc_1 < 0 || free_1 < 0) {
  block->data = NULL;
5
6
        return -ENOMEM:
7
8
      blk = alloc_block(p, free_l, lsizes[free_l]);
      if (!blk) { return -EAGAIN; }
      /* Iteratively break the smallest enclosing block... */
10
11
      for (from_1 = free_1; level_empty(p, alloc_1) && from_1 < alloc_1;</pre>
12
                from_l++) {
13
        blk = break_block(p, blk, from_l, lsizes);
14
15
      block->id.level = alloc_1; //assign block level to the variable *block
16
              //assign other block info to the variable *block
17
      return 0;
18
19
20
    int k_mem_pool_alloc(struct k_mem_pool *p, struct k_mem_block *block, size_t size,
          s32_t timeout)
21
22
         ... // initialize local vars, calculate the end time for timeout.
23
      while (1) {
24
        ret = pool_alloc(p, block, size);
25
        if (ret == 0 || timeout == K_NO_WAIT ||
26
            ret == -EAGAIN || (ret && ret != -ENOMEM)) {
27
          return ret;
28
29
        kev = irg lock();
30
        _pend_current_thread(&p->wait_q, timeout);
31
        _Swap(key);
32
        ..... //if timeout > 0, break the loop if time out
33
34
      return -EAGAIN:
```

Fig. 1: The C Source Code of Memory Allocation in Zephyr v1.8.0

to indicate the allocation status of each block in the level. This structure is represented in each level by a C union of an integer bits and an array  $bits\_p$ . The number of blocks for levels smaller than  $max\_inlinle\_levels$  allows the implementation to allocate the bitmap for such level in only an integer bits. The number of blocks in levels higher than  $max\_inlinle\_levels$  make necessary to use the array  $bits\_map$  to allocate the bitmap information. In such a design, the levels of bitmaps actually form a forest of complete quad trees. The bit i in the bitmap of level j is set to 1 for the block (i,j) iff it is a free block, i.e. it is in the free list at level i. Otherwise the bitmap for such block is set to 0.

Zephyr provides two kernel services  $k\_mem\_pool\_alloc$  and  $k\_mem\_pool\_free$ , for memory allocation and release respectively. The main part of C code of  $k\_mem\_pool\_alloc$  is shown in Fig. 1. When an application requests for a memory block, Zephyr first computes  $alloc\_l$  and  $free\_l$ .  $alloc\_l$  is the level with the size of the smallest block that will satisfy the request, and  $free\_l$ , with  $free\_l \le alloc\_l$ , is the lowest level where there are free memory blocks. Since the services are concurrent when the service tries to allocate a free block blk from level  $free\_l$  (Line 8), blocks at that level may be allocated or merged into a bigger block by other concurrent threads. In such case the




Fig. 2: Structure of Memory Pools

service will back out (Line 9) and tell the main function  $k\_mem\_pool\_alloc$  to retry. If blk is successfully locked for allocation, then it is broken down to level  $alloc\_l$  (Lines 11 - 14). The allocation service  $k\_mem\_pool\_alloc$  supports a timeout parameter to allow threads waiting for that pool for a period of time when the call does not succeed. If the allocation fails (Line 24) and the timeout is not  $k\_NO\_WAIT$ , the thread is suspended (Line 30) in a linked list  $wait\_q$  and the context is switched to another thread (Line 31).

Interruptions are always enable in both services with the exception of the code for functions *alloc\_block* and *break\_block* which invoke *irq\_lock* and *irq\_unlock* to respectively enable and disable interruptions. The C code of *k\_mem\_pool\_free* is shown in Appendix A. Similar to *k\_mem\_pool\_alloc*, the execution of *k\_mem\_pool\_free* is interruptable too.

# 3 Defining Structure and Properties of Buddy Memory Pools

As a specification at design level, we use abstract data types to represent the complete structure of memory pools. We use the abstract reference *ref* in Isabelle to define the pointers to memory pools. Starting addresses of memory blocks and a memory pool are defined as *natural* number (*nat*). All unsigned int types are defined as *nat* too. Linked lists used in *levels* and *free\_list*, and bitmaps used in *bits* and *bits\_p* are defined as a *list* type. C *structs* are modelled as *records* in Isabelle comprising the same data and using the same name than the implementation with the following exceptions: (1) *k\_mem\_block\_id* and *k\_mem\_block* are merged in one single record, (2) the union in struct *k\_mem\_pool\_lvl* is replaced by a single list representing the bitmap, and thus *max\_inline\_level* is removed.

Zephyr implementation makes use of a bitmap to represent the state of a memory block. The bit j of the bitmap for level i is set to 1 iff the memory address of the memory

block (i,j) is in the free list at level i. The conditions for a bit j at the level i to be set to 0 are: (1) its corresponding memory block is allocated (ALLOCATED), (2) the memory block has been split (DIVIDED), (3) the memory block is being split in the allocation service (ALLOCATING), i.e., the blk at Line 13 in Fig. 1. (4) the memory block is being coalesced in the release service (FREEING), and (5) the memory block does not exist (NOEXIST). Our formal specification models the bitmap using a datatype BlockState that is composed of these cases together with FREE instead of only 1/0. The reason of this decision is to simplify proving that the bitmap shape is well-formed, since it was more difficult in the case of having a bitmap of boolean values. In particular, this representation makes less complex to verify the case in which the descendant of a free block is a non-free block. This is the case where the last free block has not been split and therefore lower levels do not exist. We illustrate a structure of a memory pool in Fig. 2. The top of the figure shows the real memory of the first block at level 0.

The structural properties clarify the constraints on and consistency of quad trees, free block lists, the memory pool configuration, and waiting threads. All of them are thought of as invariants on the kernel state and have been formally verified on the formal specification in Isabelle/HOL.

**Well-shaped bitmaps.** We say that the logical memory block j at level i physically exists iff the bitmap j for the level i is ALLOCATED, FREE, ALLOCATING, or FREE-ING, represented by a predicate  $is\_memblock$ . We do not consider blocks marked as DIVIDED as physical blocks since it is only a logical block containing other blocks. Threads may split and coalesce memory blocks. A valid forest is defined by the following rules: (1) the parent bit of an existing memory block is DIVIDED and its child bits are NOEXIST, denoted by a predicate  $noexist\_bits$  which checks that given a bitmap b and a position j that b!j to b!(j+3) are set as NOEXIST. (2) the parent bit of a DIVIDED block is DIVIDED, and (3) the child bits of a NOEXIST bit are also NOEXIST and its parent can not be a DIVIDED block. The property is defined as a predicate inv-bitmap(s), where s is the state.

The address space of any memory pool should not be empty, i.e., the bits at level 0 should not be NOEXIST, which is defined as **inv-bitmap0**(s). The allocation algorithm may split a memory block into smaller ones, but not the one at the lowest level (i.e. level  $n\_levels-1$ ). It means the bits of lowest level should not be DIVIDED, which is defined as **inv-bitmapn**(s).

Consistency of the memory configuration. The configuration of a memory pool is set when it is initialized. Since the minimum block size is aligned to 4 bytes, there must exists a n>0 such that the maximum size of a pool is equal to  $4\times n\times 4^{n\_levels}$ , relating the number of levels of a level 0 block with its maximum size. Moreover, the number of blocks at level 0 and the number of levels have to be greater than zero, since the memory pool cannot be empty. The number of levels is equal to the length of the pool levels list. Finally, the length of the bitmap at level i should be  $n\_max \times 4^i$ . The property is defined as **inv-mempool-info**(s).

*Memory partition property.* For the memory management, not overlapping blocks and non memory leaks are critical properties. Memory blocks partitions the pool the belong

to. For a memory block of index j at level i, its address space is the interval  $[j \times (max\_sz/4^i), (j+1) \times (max\_sz/4^i))$ . For any memory address addr in the address space of a memory pool, i.e.  $addr < n\_max * max\_sz$ , there is one and only one memory block whose address space contains addr. Here, we use relative address for addr. The property is defined as **mem-part**(s).

From the invariants of the bitmap, we derive the general property for the memory partition.

**Theorem 1** (Memory Partition). For any kernel state s, If the memory pools in s are consistent in their configuration, and their bitmaps are well-shaped, the memory pools satisfy the partition property in s:

 $inv\_mempool\_info(s) \land inv\_bitmap(s) \land inv\_bitmap0(s) \land inv\_bitmapn(s) \Longrightarrow mem\_part(s)$ 

Together with the memory partition property, pools must also satisfy the following:

**No partner fragmentation.** The memory release algorithm in Zephyr coalesces free partner memory blocks into blocks as large as possible for all the descendants from the root level, without including it. Thus, a memory pool does not contain four *FREE* partner bits.

*Validity of free block lists.* The free list at one level maintains the starting address of free memory blocks. The memory management ensures that the addresses in the list are valid, i.e., they are different from each other and aligned to the *block size* which at a level i is given by  $(max\_sz/4^i)$ . Moreover, a memory block is in the free list iff the corresponding bit of the bitmap is FREE.

**Non-overlapping of memory pools.** The memory space of the set of pools defined in a system must be disjoint, so the memory addresses of a pool does not belong to the memory space of any other pool.

Other properties. The state of a suspended thread in  $wait_q$  has to be consistent with the threads waiting for a memory pool. Threads waiting for available memory blocks are in BLOCKED state, and vice versa. Moreover, a thread can only be blocked once. Bits of temporally freeing and allocating blocks in the kernel services of a thread t, has to be FREEING and ALLOCATING respectively. Only one thread can manipulate those blocks at a time.

## 4 Formalizing Zephyr Memory Management

For the purpose of formal verification of event-driven systems, such as OSs, we have developed  $\pi$ -Core, a framework for rely-guarantee reasoning of components running in parallel invoking events (see [4] in detail) .  $\pi$ -Core has support for concurrent OSs features like modelling shared-variable concurrency of multiple threads, interruptable execution of handlers, suspending thread by itself, and rescheduling. In this section, we first introduce the modelling language in  $\pi$ -Core and an execution model of Zephyr

using the language. Then we discuss in detail the low-level design specification for the kernel services that the memory management provides. Since this work focuses on the memory management, we only provide very abstract models for other kernel functionalities, e.g. the kernel scheduling and thread control.

### 4.1 Event-based Execution Model of Zephyr

*The language in*  $\pi$ *-Core*. Interrupt handlers in  $\pi$ -Core are considered as reaction services which are represented as *events*:

EVENT 
$$\mathcal{E}[p_1,...,p_n]@\kappa$$
 WHEN  $g$  THEN  $P$  END

In this representation, an event is a parametrized imperative program P with a name  $\mathcal{E}$ , a list of service input parameters  $p_1,...,p_n$ , and a guard condition g to determine the conditions triggering the event. In addition to the input parameters, an event has a special parameter  $\kappa$  which indicates the execution context, e.g. the scheduler and the thread invoking the service. The imperative commands of an event body P in  $\pi$ -Core are standard sequential constructs such as conditional execution, loop, and sequential composition, including an AWAIT command for concurrency represented by AWAIT b THEN P END. In the Await statement the body P is executed atomically if and only if the boolean condition b holds, and the program does not progress if it does not. We denote with ATOM P END an Await statement for which its guard is True.

Threads and kernel processes have their own execution context and local states. Each of them is modelled in  $\pi$ -Core as a set of events called *event systems* and denoted as **ESYS**  $\mathcal{S} \equiv \{\mathcal{E}_0, ..., \mathcal{E}_n\}$ . The operational semantics of an event system is the *sequential composition* of the execution of the events composing it. It consists on the continuous evaluation of the guards of the system events. From the set of events for which the associated guard g holds in the current state, one event  $\mathcal{E}$  is non-deterministically selected to be triggered, and its body P executed. After P finishes, the evaluation of the guards starts again looking for the next event to be executed. Finally,  $\pi$ -Core has a construct for parallel composition of event systems  $esys_0 \parallel ... \parallel esys_n$  which interleaves the execution of the events composing each event system  $esys_i$  for  $0 \le i \le n$ .

Execution model of Zephyr. If we do not consider its initialization, an OS kernel can be consider as a reactive system that is in an *idle* loop until it receives an interruption which is handled by an interruption handler. Whilst interrupt handlers execution is atomic in sequential kernels, it can be interrupted in concurrent kernels [7,23] allowing services invoked by threads to be interrupted and resumed later. In the execution model of Zephyr, we consider a scheduler S and a set of threads  $t_1, ..., t_n$ . In this model, the execution of the scheduling is atomic since kernel services can not interrupt it. But kernel services can be interrupted via the scheduler, i.e., the execution of a memory service invoked by a thread  $t_i$  may be interrupted by the kernel scheduler to execute a thread  $t_j$ . Fig.3 illustrates Zephyr execution model, where solid lines represent execution steps of the threads/kernel services and dotted lines mean the suspension of the thread/code. For instance, the execution of k-mempool-free in thread  $t_1$  is interrupted by the scheduler, and the context is switched to thread  $t_2$  which invokes k-mempool-alloc. During the




Fig. 3: An Execution Model of Zephyr Memory Management

execution of  $t_2$ , the kernel service may suspend the thread and switch to  $t_n$  by calling rescheduling. Later, the execution is switched back to  $t_1$  and continue the execution of  $k\_mempool\_free$  in a completely different state from when it was interrupted.

The event systems of Zephyr are illustrated in right part of Fig. 3. A user thread  $t_i$  invoke allocation/release services, thus the event system for  $t_i$  is  $esys_{t_i}$ , a set of alloc and free events, where the input parameters for these events corresponds with the arguments of the service implementation. The guard for each service constrains the arguments. Together with the system users we model the event service for the scheduler  $esys_{sched}$  consisting on a unique event sched whose argument is a thread t to be scheduled when t is in the READY state. The formal specification of the memory management is  $esys_{t_1} \parallel ... \parallel esys_{t_n} \parallel esys_{sched}$ 

**Thread context and preemption**. Events are parametrized by a thread identifier used to control access the execution context of the thread invoking it. As shown in Figure 3, the execution of an event executed by a thread can be stopped by the scheduler to be resumed later. This behaviour is modelled using a global variable cur that indicates the thread being currently has been scheduled and is being executed, and conditioning the execution of parametrized events in t only when t is scheduled. This is achieved by using the expression  $t \triangleright p \equiv AWAIT \ cur = t \ THEN \ p \ END$ , so the event will progress only when t is being scheduled. This scheme allows to use rely-guarantee for concurrent execution of threads on mono-core architectures, where only the scheduled thread is able to modify the memory.

### 4.2 Formal Specification of Memory Management Services

In the following we discuss the formal specification of the memory management services. These services deal with the initialization of memory pools, memory allocation, and memory release.

System state. The system state includes the memory model introduced in Section 4, together with the thread under execution in variable cur and local variables to the memory services used to keep temporal changes to the structure, guards in conditional and loop statements, index accesses. The memory model is represented as a set  $mem\_pools$  to store the references of all memory pools and a mapping  $mem\_pool\_info$  to query a pool by a pool reference. Local variables are modelled as total functions from threads to variable values, representing that the event is accessing the thread context. Moreover, we use two local variable for each thread,  $allocating\_node$  and  $freeing\_node$ , to store the temporal blocks being split/coalesced in alloc/release services respectively.

**Memory pool initialization**. Zephyr defines and initializes memory pools at compile time by constructing a static variable of type **struct**  $k\_mem\_pool$  with constants regarding the parameters defining a pool. The implementation initializes each pool with  $n\_max$  level 0 blocks with size  $max\_sz$  bytes. Bitmaps of level 0 are set to 1 and free list contains all level 0 blocks. Bitmaps and free lists of other level are initialized to 0 and empty list respectively. In the formal model, we construct a state corresponding to the implementation initial state and we show that it belongs to the set of states satisfying the invariant.

Memory allocation/release services. The C code of Zephyr uses a recursive function free\_block to coalesce free partner blocks and the break statement to stop the execution of a loop statements, which are not supported by the imperative language in  $\pi$ -Core. The formal specification overcomes this by using a control variable to exit the loop when the condition to execute the break is satisfied, and transforming the recursion into a loop controlled by the recursion condition. Additionally, the memory management services use the atomic body  $irq\_lock()$ ; P;  $irq\_unlock()$ ; to keep interruption handlers reentrant by disabling interruptions. We simplify this behaviour in the specification using an ATOM statements avoiding that the service is interrupted at that point. The rest of the formal specification closely follows the implementation, where variable are modified using functions that modify the state in the same way than the code does it. The reason of using Isabelle/HOL functions is that  $\pi$ -Core does not provide a semantic for expressions, using instead state transformer relying on high order functions to change the state.

```
1 WHILE 'free-block-r t DO
      t \triangleright 'lsz := 'lsz (t := 'lsizes t ! ('lvl t));;
 3
      t \triangleright 'blk := 'blk (t := block-ptr ('mem-pool-info (pool b)) ('lsz t) ('bn t));;
 4
      t \triangleright ATOM
 5
         'mem-pool-info := set-bit-free 'mem-pool-info (pool b) ('lvl t) ('bn t);;
 6
         'freeing-node := 'freeing-node (t := None);;
         IF \exists vl \ t > 0 \land partner-bits \ ('mem-pool-info \ (pool \ b')) \ ('lvl \ t) \ ('bn \ t) \ THEN
 7
 8
           FOR i := i(t := 0); i t < 4; i := i(t := i t + 1) DO
 9
              bb := bb (t := (bn t div 4) * 4 + i t);;
10
              'mem-pool-info := set-bit-noexist 'mem-pool-info (pool b) ('lvl t) ('bb t);;
11
              'block-pt := 'block-pt (t := block-ptr ('mem-pool-info (pool b)) ('lsz t) ('bb t));;
12
              IF 'bn t \neq 'bb t \land block-fits ('mem-pool-info (pool b)) ('block-pt t) ('lsz t) THEN
13
                 'mem-pool-info := 'mem-pool-info ((pool b) :=
14
                      remove-free-list ('mem-pool-info (pool b)) ('lvl t) ('block-pt t))
15
              FΙ
16
           ROF;;
17
            (1vl) := (1vl)(t) := (1vl)(t)
            bn := bn (t := bn t div 4);;
18
19
            'mem-pool-info := set-bit-freeing 'mem-pool-info (pool b) ('lvl t) ('bn t);;
20
            'freeing-node := 'freeing-node (t := Some (pool = (pool b), level = ('lvl t),
21
                 block = (bn t), data = block-ptr (mem-pool-info (pool b))
22
                  (((ALIGN4 (max-sz ('mem-pool-info (pool b)))) div (4 ^ ('lvl t)))) ('bn t) |))
23
         ELSE
24
           IF block-fits ('mem-pool-info (pool b)) ('blk t) ('lsz t) THEN
25
              'mem-pool-info := 'mem-pool-info ((pool b) :=
26
                 append-free-list ('mem-pool-info (pool b)) ('lvl t) ('blk t))
27
28
            free-block-r := free-block-r (t := False)
29
         FI
30
      END
31 OD
```

Fig. 4: The  $\pi$ -Core Specification of *free\_block* 

help the reader to better understand their functionality. We refer readers to Appendix B or to the Isabelle/HOL sources for the complete specification of the formal model.

In the C code,  $free\_block$  is a recursive function with two conditions: (1) the block being released belongs to a level higher than zero, since blocks at level zero cannot be merged; and (2) the partners bits of the block being released are FREE so they can be merged into a bigger block. We represent (1) with the predicate free and (2) with the predicate free are free. The formal specification follows the same structure translating the recursive function into a loop that is controlled by a variable mimicking the recursion.

The formal specification for  $free\_block$  first releases an allocated memory block bn setting it to FREEING. Then, the loop statement sets  $free\_block$  to FREE (Line 5), and also checks that the iteration/recursive condition holds in Line 7. If the condition holds, the partner bits are set to NOEXIST, and remove their addresses from the free list for this level (Lines 12 - 14). Then, it sets the parent block bit to FREEING (Lines 17 -

```
[AWAIT]
                                                                                                                  [BASICEVT]
\vdash P \text{ sat } \langle pre \cap b \cap \{V\}, Id, UNIV, \{s \mid (V,s) \in G\} \cap pst \rangle \quad \vdash body(\alpha) \text{ sat } \langle pre \cap guard(\alpha), R, G, pst \rangle
 stable(pre, R) stable(pst, R)
                                                                                                                   stable(pre, R) \quad \forall s. (s, s) \in G
                        \vdash (Await b P) sat \langle pre, R, G, pst \rangle
                                                                                                                               \vdash Event \alpha sat \langle pre, R, G, pst \rangle
[WHILE]
 \vdash P \mathbf{sat} \langle loopinv \cap b, R, G, loopinv \rangle
                                                                            (1)\forall \kappa. \vdash \mathcal{PS}(\kappa) \text{ sat } \langle pres_{\kappa}, Rs_{\kappa}, Gs_{\kappa}, psts_{\kappa} \rangle
 loopinv \cap -b \subseteq pst \quad \forall s. (s, s) \in G
                                                                            (2)\forall \kappa. \ pre \subseteq pres_{\kappa} \quad (3)\forall \kappa. \ psts_{\kappa} \subseteq pst \quad (4)\forall \kappa. \ Gs_{\kappa} \subseteq G
 stable(loopinv, R) stable(pst, R)
                                                                            (5)\forall \kappa. \ R \subseteq Rs_{\kappa} \quad (6)\forall \kappa, \kappa'. \ \kappa \neq \kappa' \longrightarrow Gs_{\kappa} \subseteq Rs_{\kappa'}
\vdash (While b P) sat \langle loopinv, R, G, pst \rangle
                                                                                                            \vdash \mathcal{PS} \mathbf{sat} \langle pre, R, G, pst \rangle
```

Fig. 5: Typical Rely-guarantee Proof Rules in  $\pi$ -Core

22), and updates the variables controlling the current block and level numbers, before going back to the beginning of the loop again. If the iteration condition is not true it sets the bit to FREE and add the block to the free list (Lines 24 - 28) and sets the loop condition to false to end the procedure. This function is illustrated in Fig. 2, block 172 is released by a thread. Since its partner blocks (block 173 - 175) are free, Zephyr coalesces the four blocks and sets their parent block 43 as FREEING. The coalescence continues iteratively if partners of block 43 are all free.

# 5 Correctness and Rely-guarantee Proof

We have proven correctness of the buddy memory management in Zephyr using the rely-guarantee proof system of  $\pi$ -Core. We ensure functional correctness of each kernel service w.r.t. the defined pre/post conditions, invariant preservation, termination of loop statements in the kernel services, the preservation of the memory configuration during small steps of kernel services, and the separation of local variables of threads. In this section, we introduce the rely-guarantee proof system of  $\pi$ -Core and how these properties are specified and verified using it.

#### 5.1 Rely-guarantee Proof Rules and Verification

A rely-guarantee specification for a system is a quadruple  $RGCond = \langle pre, R, G, pst \rangle$ , where pre is the pre-condition, R is the rely condition, G is the guarantee condition, and pst is the post-condition. The intuitive meaning of a valid rely-guarantee specification for a parallel component P, denoted by  $\models P$  sat  $\langle pre, R, G, pst \rangle$ , is that if P is executed from a initial state  $s \in pre$  and any environment transition belongs to the rely relation R, then state transitions carried out by P belong to the guarantee relation G and the final states belong to pst.

We have defined a rely-guarantee axiomatic proof system for the  $\pi$ -Core specification language to prove validity of rely-guarantee specifications, and proven in Isabelle/HOL its soundness with regards to the definition of validity. Some of the rules composing the axiomatic reasoning system are shown in Fig. 5. All proof rules are discussed in our technical report [4].

We define stability of a predicate P w.r.t. a relation R, represented as stable(P,R), when for any pair of states (s,t) such that  $s \in P$  and  $(s,t) \in R$  then  $t \in P$ . The

parallel rule in Fig. 5 establishes compositionality of the proof system, where verification of the parallel specification can be reduced to the verification of individual event systems and then to the verification of individual events. It is necessary that each event system  $\mathcal{PS}(\kappa)$  satisfies its specification  $\langle pres_{\kappa}, Rs_{\kappa}, Gs_{\kappa}, psts_{\kappa} \rangle$  (Premise 1). The pre-condition for the parallel composition implies all the event system's pre-conditions (Premise 2). The overall post-condition must be a logical consequence of all post-conditions of event systems (Premise 3). Since an action transition of the concurrent system is performed by one of its event system, the guarantee condition  $Gs_{\kappa}$  of each event system must be a subset of the overall guarantee condition G (Premise 4). An environment transition  $Rs_{\kappa}$  for the event system  $\kappa$  corresponds to a transition from the overall environment R (Premise 5). An action transition of an event system  $\kappa$  should be defined in the rely condition of another event system  $\kappa'$ , where  $\kappa \neq \kappa'$  (Premise 6).

To prove the termination of loops, loops invariants are parametrized with a logical variable  $\alpha$  as  $looppinv(\alpha)$ . It suffices to show total correctness of a loop statement by the following proposition, in which the logical variable is used to find a convergent relation to show that the number of iterations of the loop is finite.

```
\vdash P \text{ sat } \langle loopinv(\alpha) \cap \{ \mid \alpha > 0 \mid \}, R, G, \exists \beta < \alpha. \ loopinv(\beta) \rangle \wedge loopinv(\alpha) \cap \{ \mid \alpha > 0 \mid \} \subseteq \{ \mid b \mid \} \wedge loopinv(0) \subseteq \{ \mid \neg b \mid \} \wedge \forall s \in loopinv(\alpha). \ (s,t) \in R \longrightarrow \exists \beta \leqslant \alpha. \ t \in loopinv(\beta)
```

### 5.2 Correctness Specification

Using the compositional reasoning of  $\pi$ -Core, Correctness of Zephyr memory management can be specified and verified with the rely-guarantee specification of each event. The functional correctness of a kernel service is specified by its pre/post-conditions. The preservation of invariant, memory configuration, and separation of local variables is specified in the guarantee condition of each service.

The guarantee condition for both memory services is defined as:

Mem-pool-alloc-guar 
$$t \equiv \overbrace{Id}^{(1)} \cup (\overbrace{gvars\_conf\_stable} \cap \underbrace{\{(s,r). (curs \neq Some t \longrightarrow gvars\_nochange s r \land lvars\_nochange t s r)}_{(3.2)}$$

$$\land (\overbrace{curs = Some t \longrightarrow inv s \longrightarrow inv r}) \land (\forall t'. t' \neq t \longrightarrow lvars\_nochange t's r) \})$$

This relation states that *alloc* and *free* services may not change the state (1), e.g., block in an await or selecting branch on a conditional statement. If it changes the state then: (2) static configuration of memory pools in the model do not change; (3.1) if the scheduled thread is not the thread invoking the event then variables do not change (since it is blocked in an *Await* as explained in Section 3); (3.2) if it is then the relation preserves the memory invariant, which means each step of the event needs to preserve the invariant; (4) a thread does not change the local variables of other threads.

Using  $\pi$ -Core proof rules we verify that the invariant introduced in Section 4 is preserved by all the events. Additionally, we prove that when starting in a valid memory configuration given by the invariant, then if the service does not returns an error code then it returns a valid memory block with size bigger or equal than the requested capacity. The property is specified by the following postcondition:

```
Mem-pool-alloc-pre t \equiv \{s. \ inv \ s \land allocating-node \ s \ t = None \land freeing-node \ s \ t = None \}

Mem-pool-alloc-post t \ p \ sz \ timeout \equiv \{s. \ inv \ s \land allocating-node \ s \ t = None \land freeing-node \ s \ t = None \land (timeout = FOREVER \longrightarrow (ret \ s \ t = ESIZEERR \land mempoolalloc-ret \ s \ t = None \lor ret \ s \ t = OK \land (\exists \ mblk. \ mempoolalloc-ret \ s \ t = Some \ mblk \land mblk-valid \ s \ p \ sz \ mblk))) \land (timeout = NOWAIT \longrightarrow ((ret \ s \ t = ENOMEM \lor ret \ s \ t = ESIZEERR) \land mempoolalloc-ret \ s \ t = None) \lor (ret \ s \ t = OK \land (\exists \ mblk. \ mempoolalloc-ret \ s \ t = Some \ mblk \land mblk-valid \ s \ p \ sz \ mblk))) \land (timeout > 0 \longrightarrow ((ret \ s \ t = ETIMEOUT \lor ret \ s \ t = ESIZEERR) \land mempoolalloc-ret \ s \ t = None) \lor (ret \ s \ t = OK \land (\exists \ mblk. \ mempoolalloc-ret \ s \ t = Some \ mblk \land mblk-valid \ s \ p \ sz \ mblk)))}
```

If a thread request a memory block in mode *FOREVER*, it may successfully allocate a valid memory block, or fail (*ESIZEERR*) if the request size is larger than the size of the memory pool. If the thread is requesting a memory pool in mode *NOWAIT*, it may also get the result of *ENOMEM* if there is no available blocks. While if the thread is requesting in mode *TIMEOUT*, it will get the result of *TIMEOUT* if there is no available blocks in *timeout* milliseconds.

The property is indeed weak since even if the memory has a block able to allocate the requested size before invoking the allocation service, another thread running concurrently may have taken the block first during the execution of the service. For the same reason, the released block may be taken by another concurrent thread before the end of the release services.

#### 5.3 Correctness Proof

In the  $\pi$ -Core system verification of a rely-guarantee specification proving a property is carried out by inductively applying the proof rules for each system event and discharging the proof obligations the rules generate. Typically, these proof obligations require to prove stability of the pre- and post-condition to check that changes of the environment preserve them, and showing that a statement modifying a state from the precondition gets a state belonging to the postcondition. A detailed proof sketch of the *free* service is shown in Appendix B.

To prove the termination of the loop statement in *free\_block* shown in Fig. 4, we define the loop invariant with the logical variable  $\alpha$  as follows.

```
 \begin{aligned} & \text{mp-free-loopinv } t \ b \ \alpha \equiv \{ \ \dots \land \text{inv} \land \text{ level } b < \text{length } (\text{'Isizes } t) \\ & \land (\forall \text{ } ii < \text{length } (\text{'Isizes } t) \text{. 'Isizes } t \ ! \ ii = (\text{max-sz } (\text{'mem-pool-info } (\text{pool } b))) \text{ div } (4 \land ii)) \\ & \land \text{'bn } t < \text{length } (\text{bits } (\text{levels } (\text{'mem-pool-info } (\text{pool } b))!(\text{'IvI } t))) \\ & \land \text{'bn } t = (\text{block } b) \text{ div } (4 \land (\text{level } b - \text{'IvI } t)) \land \text{'IvI } t \leq \text{level } b \\ & \land (\text{'free-block-r } t \longrightarrow (\exists \text{ blk. 'freeing-node } t = \text{Some } \text{blk } \land \text{pool } \text{blk} = \text{pool } b \\ & \land \text{level } \text{blk} = \text{'IvI } t \land \text{block } \text{blk} = \text{'bn } t) \\ & \land \text{'alloc-memblk-data-valid } (\text{pool } b) \text{ (the } (\text{'freeing-node } t))) \\ & \land (\neg \text{'free-block-r } t \longrightarrow \text{'freeing-node } t = \text{None}) \ \} \cap \\ & \{ \alpha = (\text{if 'freeing-node } t \neq \text{None } \text{then 'IvI } t + 1 \text{ else } 0) \ \} \end{aligned}
```

 $freeing\_node$  and lvt are local variables respectively storing the node being free and the level that the node belongs to. In the body of the loop, if  $lvl\ t>0$  and  $partner\_$ 

$\pi$ -Core Language		Memory Management	
Item	LOS/LOP	Item	LOS/LOP
Language and Proof Rules	700	Specification	400
Lemmas of Language/Semantics	3000	Auxiliary Lemmas/Invariant	1700
Soundness	7100	Proof of Allocation	10600
Invariant	100	Proof of Free	4950
Total	10,900	Total	17,650

Table 1: Specification and Proof Statistics

bit is true, then lvl = lvl - 1 at the end of the body. Otherwise,  $freeing\_node\ t = None$ . So at the end of the loop body,  $\alpha$  decreases or  $\alpha = 0$ . If  $\alpha = 0$ , we have  $freeing\_node\ t = None$ , and thus have the negation of the loop condition  $\neg free\_block\_r\ t$ , concluding the termination of  $free\_block$ .

Due to concurrency, the loop statement in  $k\_mempool\_alloc$  from Line 23 to 33 in Fig. 1 does not terminate if we do not consider fairness. On the one hand, when a thread requests a memory block in the FOREVER mode, it is possible that there is no available blocks forever since other threads do not release allocated blocks. On the other hand, even when other threads release blocks, it is possible that the available blocks are always raced by threads.

#### **6 Evaluation and Results**

**Evaluation** The verification conducted in this work is on Zhephyr v1.8.0, released in 2017. The C code of the buddy memory management is  $\approx$  400 lines, not counting blank lines and comments. Table 1 shows the statistics for the effort and size of the proofs in the Isabelle/HOL theorem prover. In total, the models and mechanized verification consists of  $\approx$  28,000 lines of specification and proofs, and the total effort is  $\approx$  12 personmonths. The specification and proof of  $\pi$ -Core are reusable for the verification of other systems.

**Bugs in Zephyr** During the formal verification, we found 3 bugs and an integrity issue in the C code of Zephyr. The first two bugs are critical and have been repaired in the latest release of Zephyr. To avoid the third one, callers to  $k\_mem\_pool\_alloc$  have to constrain the argument  $t\_size$  size. The integrity issue requires deeper changes on the design of Zephyr.

(1) Incorrect block split: this bug is located in the loop in Line 11 of the  $k\_mem\_pool\_alloc$  service, shown in Fig. 1. The  $level\_empty$  function checks if there are blocks in the free list at level  $alloc\_l$ . Concurrent threads may release a memory block at that level making  $level\_empty(p, alloc\_l)$  to return false and stopping the loop. In such case, it allocates a memory block of a bigger capacity at a level i but it still sets the level number of the block as  $alloc\_l$  at Line 15. The service allocates a larger block to the requesting thread causing an internal fragmentation of  $max\_sz/4^i - max\_sz/4^{alloc\_l}$  bytes. When this block is released, it will be inserted into the free list at level  $alloc\_l$ 

*l* but not level *i* causing an external fragmentation of  $max\_sz/4^i - max\_sz/4^{alloc\_l}$ . The bug is fixed by removing the condition  $level\_empty(p, alloc\_l)$  in our specification.

- (2) Incorrect return from k\_mem\_pool\_alloc: this bug is found at Line 26 in Fig. 1. When a suitable free block is allocated by another thread, the pool\_alloc function returns -EAGAIN at Line 9 to ask the thread to retry the allocation. When a thread invokes k\_mem\_pool\_alloc in FOREVER mode and this case happens, the service returns -EAGAIN immediately. However, a thread invoking k\_mem\_pool\_alloc in FOREVER mode should keep retrying forever when failed. We repair the bug by removing the condition ret = -EAGAIN at Line 26. As explained in the comments of the C Code, -EAGAIN should not be returned to threads invoking the service. Moreover, the return -EAGAIN at Line 34 is actually the case of time out. Thus, we introduce a new return code TIMEOUT in our specification.
- (3) Non-termination of k\_mem\_pool\_alloc: we have discussed that the loop statement at Lines 23 33 in Fig. 1 does not terminate. However, it should terminate in certain cases, which are actually violated in the C code. When a thread requests a memory block in FOREVER mode and the requested size is larger than  $max\_sz$ , the maximum size of blocks, the loop at Lines 22 32 in Fig. 1 will never finish since  $pool\_alloc$  always returns -ENOMEM. The reason is that the "return -ENOMEM" at Line 6 does not distinguish two cases,  $alloc\_l < 0$  and  $free\_l < 0$ . In the first case, the requested size is larger than  $max\_sz$  and the kernel service should return immediately. In the second case, there are no free blocks larger than the requested size and the service tries forever until some free block available. We repair the bug by splitting the if statement at Lines 4 7 into two cases and introducing a new return code ESIZEERR in our specification. Then, we change the condition by ESIZEERR at Lines 25 26.
- (4) Tampering block information: when releasing a memory block, a malicious caller may tamper the allocated block id or level by directly modifying the adjacent memory addresses of the block address being released. In such case, the bitmap for the modified block id is set to *FREE*, not corresponding with the actual memory address being released breaking the memory invariant. This issue can be fixed by adding a sanity checking for the block, although it would not prevent external fragmentation from memory that is never released. However a more detailed bitmap information like the one using in our specification, that differentiates allocated blocks from divided blocks, helps to avoid this problem. Such differentiation makes possible to obtain the block number and level from its address and knowing if the block at that address is allocated or divided.

## 7 Conclusion and Future Work

In this paper, we have developed a formal specification at low-level design of the concurrent buddy memory management of Zephyr RTOS. Using the rely-guarantee technique in  $\pi$ -Core framework, we have formally verified a set of critical properties for OS kernels such as invariant preservation, and preservation of memory configuration. Finally, we identified some critical bugs in the C code of Zephyr.

Our work explores the challenges and cost of certifying concurrent OSs for the highest-level assurance. The definition of properties and rely-guarantee relations is complex and the verification task becomes expensive. We used 40 times of LOS/LOP than the C code at low-level design. Next, we are planning to verify other modules of Zephyr, which may be easier due to simpler data structures and algorithms. For the purpose of fully formal verification of OSs at source code level, we will replace the imperative language in  $\pi$ -Core by more realistic one and add a verification condition generator (VCG) to reduce the verification cost.

## References

- 1. The Zephyr Project. https://www.zephyrproject.org/, accessed: December 2018
- Common Criteria for Information Technology Security Evaluation (v3.1, Release 5). https://www.commoncriteriaportal.org/ (April 2017)
- Alkassar, E., Schirmer, N., Starostin, A.: Formal Pervasive Verification of a Paging Mechanism. In: International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS). pp. 109–123. Springer Berlin Heidelberg, Berlin, Heidelberg (2008)
- Authors: An Event-based Compositional Reasoning Approach for Concurrent Reactive Systems. Tech. rep., Affiliation (2017), https://anonympaper.github.io/CAV2019/
- Blanchard, A., Kosmatov, N., Lemerre, M., Loulergue, F.: A Case Study on Formal Verification of the Anaxagoros Hypervisor Paging System with Frama-C. In: International Workshop on Formal Methods for Industrial Critical Systems. pp. 15–30. Springer International Publishing (2015)
- Bolignano, P., Jensen, T., Siles, V.: Modeling and Abstraction of Memory Management in a Hypervisor. In: International Conference on Fundamental Approaches to Software Engineering (FASE). pp. 214–230. Springer Berlin Heidelberg (2016)
- Chen, H., Wu, X., Shao, Z., Lockerman, J., Gu, R.: Toward Compositional Verification of Interruptible OS Kernels and Device Drivers. In: 37th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). pp. 431–447. ACM (2016)
- Fang, B., Sighireanu, M.: Hierarchical Shape Abstraction for Analysis of Free List Memory Allocators. In: International Symposium on Logic-Based Program Synthesis and Transformation. pp. 151–167. Springer International Publishing (2017)
- Fang, B., Sighireanu, M.: A refinement hierarchy for free list memory allocators. In: Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management. pp. 104–114. ACM (2017)
- Fang, B., Sighireanu, M., Pu, G., Su, W., Abrial, J.R., Yang, M., Qiao, L.: Formal Modelling of List based Dynamic Memory Allocators. Science China Information Sciences 61(12), 103 – 122 (Nov 2018)
- 11. Gallardo, M.d.M., Merino, P., Sanán, D.: Model Checking Dynamic Memory Allocation in Operating Systems. Journal of Automated Reasoning 42(2), 229–264 (April 2009)
- Gu, R., Shao, Z., Chen, H., Wu, X.N., Kim, J., Sjöberg, V., Costanzo, D.: CertiKOS: An Extensible Architecture for Building Certified Concurrent OS Kernels. In: 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI). pp. 653–669. USENIX Association, Savannah, GA (2016)
- Klein, G., Elphinstone, K., Heiser, G., Andronick, J., Cock, D., Derrin, P., Elkaduwe, D., Engelhardt, K., Kolanski, R., Norrish, M., et al.: seL4: Formal Verification of an OS Kernel. In: 22nd ACM SIGOPS Symposium on Operating Systems Principles (SOSP). pp. 207–220. ACM Press (2009)

- Klein, G., Tuch, H.: Towards Verified Virtual Memory in L4. In: TPHOLs Emerging Trends.
   p. 16 pages. Park City, Utah, USA (September 2004)
- 15. Leroy, X., Blazy, S.: Formal verification of a c-like memory model and its uses for verifying program transformations. Journal of Automated Reasoning 41(1), 1–31 (July 2008)
- Mansky, W., Garbuzov, D., Zdancewic, S.: An Axiomatic Specification for Sequential Memory Models. In: International Conference on Computer Aided Verification (CAV). pp. 413– 428. Springer International Publishing (2015)
- 17. Marti, N., Affeldt, R., Yonezawa, A.: Formal Verification of the Heap Manager of an Operating System Using Separation Logic. In: International Conference on Formal Engineering Methods (ICFEM). pp. 400–419. Springer Berlin Heidelberg, Berlin, Heidelberg (2006)
- 18. Saraswat, V.A., Jagadeesan, R., Michael, M., von Praun, C.: A theory of memory models. In: Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP). pp. 161–172. ACM (2007)
- Su, W., Abrial, J.R., Pu, G., Fang, B.: Formal Development of a Real-Time Operating System Memory Manager. In: International Conference on Engineering of Complex Computer Systems (ICECCS). pp. 130–139 (2016)
- 20. Tews, H., Völp, M., Weber, T.: Formal memory models for the verification of low-level operating-system code. Journal of Automated Reasoning 42(2), 189–227 (April 2009)
- Vaynberg, A., Shao, Z.: Compositional Verification of a Baby Virtual Memory Manager.
   In: Second International Conference on Certified Programs and Proofs (CPP). pp. 143–159.
   Springer-Verlag, Berlin, Heidelberg (2012)
- Ševčík, J., Vafeiadis, V., Zappa Nardelli, F., Jagannathan, S., Sewell, P.: CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency. Journal of the ACM (JACM) 60(3), 22:1–22:50 (June 2013)
- 23. Xu, F., Fu, M., Feng, X., Zhang, X., Zhang, H., Li, Z.: A Practical Verification Framework for Preemptive OS Kernels. In: 28th International Conference on Computer Aided Verification (CAV). pp. 59–79. Springer (July 2016)
- Yu, D., Hamid, N.A., Shao, Z.: Building Certified Libraries for PCC: Dynamic Storage Allocation. In: European Symposium on Programming Languages and Systems (ESOP). pp. 363–379. Springer Berlin Heidelberg (2003)

# A C Code of k\_mem\_pool\_free

```
static void free_block(struct k_mem_pool *p, int level, size_t *lsizes, int bn)
       int i, key, lsz = lsizes[level];
 4
       void *block = block_ptr(p, lsz, bn);
 6
       key = irq_lock();
       set_free_bit(p, level, bn);
      if (level && partner_bits(p, level, bn) == 0xf) {
  for (i = 0; i < 4; i++) {
    int b = (bn & ~3) + i;
}</pre>
10
11
12
13
14
           clear_free_bit(p, level, b);
15
           if (b != bn && block_fits(p, block_ptr(p, lsz, b), lsz)) {
             sys_dlist_remove(block_ptr(p, lsz, b));
16
17
18
         }
19
20
         irq_unlock(key);
         free_block(p, level-1, lsizes, bn / 4);    /* tail recursion! */
21
22
         return:
23
24
25
      if (block_fits(p, block, lsz)) {
26
27
         sys_dlist_append(&p->levels[level].free_list, block);
28
29
      irq_unlock(key);
30
31
32
    void k_mem_pool_free(struct k_mem_block *block)
33
34
       int i, key, need_sched = 0;
35
       struct k_mem_pool *p = get_pool(block->id.pool);
      size_t lsizes[p->n_levels];
36
37
38
       /* As in k_mem_pool_alloc(), we build a table of level sizes
39
       \star to avoid having to store it in precious RAM bytes.
40
       * Overhead here is somewhat higher because free_block()
41
       * doesn't inherently need to traverse all the larger
42
43
      lsizes[0] = _ALIGN4(p->max_sz);
for (i = 1; i <= block->id.level; i++) {
44
45
46
       lsizes[i] = _ALIGN4(lsizes[i-1] / 4);
47
48
49
       free_block(get_pool(block->id.pool), block->id.level, lsizes, block->id.block);
50
51
       /* Wake up anyone blocked on this pool and let them repeat
52
       * their allocation attempts
53
      key = irq_lock();
55
56
       while (!sys_dlist_is_empty(&p->wait_q)) {
57
         struct k_thread *th = (void *)sys_dlist_peek_head(&p->wait_q);
         _unpend_thread(th);
60
         _abort_thread_timeout(th);
         _ready_thread(th);
61
62
         need sched = 1:
63
64
      if (need_sched && !_is_in_isr()) {
```

# B Specification and Proof Sketch of k\_mem\_pool\_free

The formal specification of  $k\_mem\_pool\_free$  (in black color) and its rely-guarantee proof sketch (in blue color) are shown as follows.

```
Mem-pool-free-pre t \equiv \{ \text{ 'inv } \land \text{ 'allocating-node } t = \text{None} \} 
EVENT Mem-pool-free [Block b] @ (\mathcal{T} t)
WHEN
  pool b \in \text{'mem-pools}
  \land level b < length (levels ('mem-pool-info (pool <math>b)))
  \land block b < length (bits (levels ('mem-pool-info (pool b))!(level b)))
  \wedge data b = block-ptr ('mem-pool-info (pool b))
               ((ALIGN4 (max-sz ('mem-pool-info (pool b)))) div (4 ^ (level b))) (block b)
THEN
  Mem-pool-free-pre t \cap \{g\} (* g is the guard condition of the event *)
  (* here we set the bit to FREEING, so that other thread cannot mem-pool-free the same block
     it also requires that it can only free ALLOCATED block *)
  t ► AWAIT (bits ((levels ('mem-pool-info (pool b)))! (level b)))! (block b
                           = ALLOCATED THEN
            'mem-pool-info := set-bit-freeing 'mem-pool-info (pool b) (level b) (block b);;
            'freeing-node := 'freeing-node (t := Some b)
         END);;
  mp-free-precond2 t b \equiv \{ \text{'inv} \land \text{'allocating-node } t = \text{None} \land g \land \text{'freeing-node } t = \text{Some } b \} 
  t \triangleright \text{'need-resched} := \text{'need-resched}(t := False);;
  mp-free-precond3 t b \equiv (mp-free-precond2 t b) \cap \{ \text{need-resched } t = False \} \}
  t \triangleright 'lsizes := 'lsizes(t := [ALIGN4 (max-sz ('mem-pool-info (pool b)))]);;
  mp-free-precond4 t b \equiv
     mp-free-precond3 t b \cap \{\text{lsizes } t = [ALIGN4 \ (\text{max-sz} \ (\text{mem-pool-info} \ (\text{pool} \ b)))]\}
  FOR (t \triangleright 'i := 'i(t := 1)); 'it \leq level b; (t \triangleright 'i := 'i(t := 'it + 1)) DO
     t 
ightharpoonup 'lsizes := 'lsizes(t := 'lsizes t @ [ALIGN4 ('lsizes t ! ('i t - 1) div 4)])
  ROF::
  mp-free-precond3 t b \equiv mp-free-precond3 t b \cap
      \{(\forall ii < length ('lsizes t). 'lsizes t ! ii = (ALIGN4 (max-sz ('mem-pool-info (pool b))))\}
                                                            \operatorname{div}(4 \,\widehat{} ii)) \wedge \operatorname{length}(\operatorname{length}) > \operatorname{level} b
  (* = = start: free-block(pool, level, lsizes, block); = = =*)
  t \triangleright \text{'free-block-r} := \text{'free-block-r} (t := True);
  mp-free-precond6 t b \equiv mp-free-precond5 t b \cap \{\text{free-block-r } t = \text{True}\}
  t \triangleright 'bn := 'bn (t := block b);;
  mp-free-precond7 t b \equiv mp-free-precond6 t b \cap \{ b \mid t = b \mid b \in b \}
  t \triangleright 'lvl := 'lvl (t := level b);;
   mp-free-loopinv t b \alpha
   WHILE 'free-block-r t DO
   mp-free-cnd1 t b \alpha \equiv mp-free-loopiny t b \alpha \cap \{ | \alpha > 0 | \}
```

```
t \triangleright 'lsz := 'lsz (t := 'lsizes t ! ('lvl t));;
mp-free-cnd2 t b \alpha \equiv mp-free-cnd1 t b \alpha \cap \{ \{ lsz \ t = \{ lsizes \ t \ | \ ( lvl \ t ) \} \}
 t \triangleright 'blk := 'blk (t := block-ptr ('mem-pool-info (pool b)) ('lsz t) ('bn t));;
mp-free-cnd3 t b \alpha \equiv mp-free-cnd2 t b \alpha \cap
                         \{ \text{'blk } t = \text{block-ptr ('mem-pool-info (pool b)) ('lsz t) ('bn t) } \}
 t \triangleright ATOM
  \{V1\}\ (V1 \in mp\text{-free-cnd3} \ t \ b \ \alpha \cap \{\text{`cur} = Some \ t\}\)
     'mem-pool-info := set-bit-free 'mem-pool-info (pool b) ('lvl t) ('bn t);;
  \{V2\} (V2 = V1 (mem-pool-info :=
                      set-bit-free (mem-pool-info V1) (pool b) (lvl V1 t) (bn V1 t)))
     'freeing-node := 'freeing-node (t := None);;
  \{V3\}\ (V3 = V2 (freeing-node := (freeing-node V2)(t := None)))
     IF 'lvl t > 0 \land \text{partner-bits} ('mem-pool-info (pool b)) ('lvl t) ('bn t) THEN
     (V3 \in \{NULL < \text{'1vl } t \land \text{partner-bits ('mem-pool-info (pool b)) ('lvl t) ('bn t)}\})
  mergeblock-loopinv V3 tb \alpha \equiv
  \{V. let minf0 = (mem-pool-info V3)(pool b); lvl0 = (levels minf0)! (lvl V3 t);
          minf1 = (mem-pool-info V)(pool b); lv11 = (levels minf1)! (lv1 V3 t) in
       (bits lvl1 = list-updates-n (bits lvl0) ((bn V3 t div 4) * 4) (i V t) NOEXIST)
       \land (free-list lvl1 = removes (map (\lambda ii. block-ptr minf0 (lsz V3 t)
                                 ((bn V3 t div 4) * 4 + ii)) [0..<(i V t)]) (free-list lvl0))
       \land (wait-q minf0 = wait-q minf1) \land (\forall t'. t' \neq t \longrightarrow lvars-nochange t' V V3)
       \land (\forall p. p \neq pool b \longrightarrow mem-pool-info V p = mem-pool-info V3 p)
       \land (\forall j. j \neq lvl \ V3 \ t \longrightarrow (levels \ minf0)!j = (levels \ minf1)!j)
       \land (V,V3) \in \text{gvars-conf-stable} \land i V t \leq 4 \land \land \alpha = 4 - i V t \dots \}
       FOR i := i(t := 0); i : t < 4; i := i(t := i : t + 1) DO
        mergeblock-loopinv V3 t \ b \ \alpha \cap \{ \ \alpha > 0 \ \}
          \{V4\}\ (V4 \in mergeblock-loopinv\ V3\ t\ b\ \alpha\cap \{\alpha>0\}\ )
          bb := bb (t := (bn t div 4) * 4 + it);;
          \{V5\}\ (V5 \equiv V4 (|bb| := (bb|V) (t := (bn|V4|t|div|4) * 4 + i|V4|t)))
           'mem-pool-info := set-bit-noexist 'mem-pool-info (pool b) ('lvl t) ('bb t);;
          \{V6\}\ (V6 \equiv V5) \text{ mem-pool-info} :=
                            set-bit-noexist (mem-pool-info V5) (pool b) (lvl V5 t) (bb V5 t) |)
          `block-pt := `block-pt (t := block-ptr (`mem-pool-info (pool b)) (`lsz t) (`bb t));;
          \{V7\} (V7 \equiv V6) \{block-pt := (block-pt V6)\}
                         (t:=block-ptr (mem-pool-info V6 (pool b)) (lsz V6 t) (bb V6 t)))
          IF 'bn t \neq 'bb t \wedge block-fits ('mem-pool-info (pool b)) ('block-pt t) ('lsz t) THEN
             'mem-pool-info := 'mem-pool-info ((pool b) :=
                   remove-free-list ('mem-pool-info (pool b)) ('lvl t) ('block-pt t))
          FΙ
       ROF::
        mergeblock-loopinv V3 t b \alpha \cap \{ | \alpha = 0 | \}
        (1vl) := (1vl)(t) := (1vl)(t) = (1vl)(t)
        bn := bn (t := bn t div 4);;
        'mem-pool-info := set-bit-freeing 'mem-pool-info (pool b) ('lvl t) ('bn t);;
        'freeing-node := 'freeing-node (t := Some (pool = (pool b), level = ('lvl t),
             block = (bn t), data = block-ptr (mem-pool-info (pool b))
               (((ALIGN4 (max-sz ('mem-pool-info (pool b)))) div (4 ^ ('lvl t)))) ('bn t) |))
     ELSE
        \{V3\} \cap - \{NULL < \text{`lvl } t \land \text{ partner-bits (`mem-pool-info (pool b)) ('lvl t) ('bn t)}\}
       IF block-fits ('mem-pool-info (pool b)) ('blk t) ('lsz t) THEN
```

```
'mem-pool-info := 'mem-pool-info ((pool b) :=
                 append-free-list ('mem-pool-info (pool b)) ('lvl t) ('blk t))
           FI;;
            free-block-r := free-block-r (t := False)
     END (* END of ATOM *)
  OD (* END of WHILE free_block_r DO *)
  mp-free-precond9 t b \equiv Mem-pool-free-pre t \cap \{ g \}
  (* = = = end \ of : free-block(pool, level, lsizes, block); = = = *)
  t \triangleright ATOMIC
  \{Va\}\ (Va \in mp\text{-free-precond9}\ t\ b\cap \{\text{`cur} = Some\ t\}\)
   stm9-loopinv Va t b \alpha \equiv
     \{V. \text{ inv } V \land \text{ cur } V = \text{ cur } Va \land \text{ tick } V = \text{ tick } Va \land (V,Va) \in \text{ gvars-conf-stable } \}
        \land freeing-node V t = freeing-node Va t \land allocating-node V t = allocating-node Va t
        \land (\forall p. levels (mem-pool-info V p) = levels (mem-pool-info Va p))
        \land (\forall p. p \neq pool b \longrightarrow mem-pool-info V p = mem-pool-info Va p)
        \land (\forall t'. t' \neq t \longrightarrow lvars-nochange t' V Va)
        \wedge \alpha = length (wait-q ('mem-pool-info (pool b))) 
     WHILE wait-q ('mem-pool-info (pool b)) \neq [] DO
         stm9-loopinv Va t b \alpha \cap \{ | \alpha > 0 \} \}
        \dot{t}h := \dot{t}h \ (t := hd \ (wait-q \ (mem-pool-info \ (pool \ b))));
        (* -unpend-thread(th); *)
        'mem-pool-info := 'mem-pool-info (pool b := 'mem-pool-info (pool b)
              (|wait-q| := tl (wait-q ('mem-pool-info (pool b)))));
        (* -ready-thread(th); *)
        'thd-state := 'thd-state ('th t := READY);;
        'need-resched := 'need-resched (t:= True)
     OD;;
      stm9-loopinv Va t b \alpha \cap \{ | \alpha = 0 | \}
     IF 'need-resched t THEN
        reschedule (* _reschedule_threads(key) *)
  END (* END of ATOM *)
Mem-pool-free-post t \equiv \{ \text{ 'inv} \land \text{ 'allocating-node } t = \text{None} \land \text{ 'freeing-node } t = \text{None} \}
```