```
asn1::dyn array< T >
                            dyn array()
                         +
                         + dyn array()
                         + dyn array()
                         + dyn array()
                         + ~dyn array()
                         + size()
                         + capacity()
                         + operator[]()
                         + operator[]()
                            operator=()
                            and 13 more...
                     < tdd ul dl slot_cfg_s >
                                              < uint16 t >
         asn1::dyn array< tdd
                                    asn1::dyn_array< uint16_t >
          ul dl slot cfg s >
                                            dyn array()
                                      +
          + dyn array()
                                            dyn_array()
                                      +
          + dyn array()
                                            dyn array()
                                      +
          + dyn array()
bool
                                            dyn array()
                                      +
          + dyn array()
                                           ~dyn array()
                                      +
          + ~dyn array()
                                      +
                                           size()
              size()
          +
                                           capacity()
                                      +
          + capacity()
                                           operator[]()
                                      +
          + operator[]()
                                      +
                                           operator[]()
          + operator[]()
                                      +
                                            operator=()
              operator=()
          +
                                            and 13 more...
              and 13 more...
                    +slot specific cfgs
                                           +slot specific cfgs
           +ext
                     to add mod list
                                            to release list
          asn1::rrc nr::tdd ul
             _dl_cfg_ded_s
                 pack()
            +
                 unpack()
            +
            +
                to json()
```