# GigaDevice Semiconductor Inc.

# GD32H757xx Arm<sup>®</sup> Cortex<sup>®</sup>-M7 32-bit MCU

**Datasheet** 

Revision 1.3

(Mar. 2024)



# **Table of Contents**


Tá	able of	Contents	1
Li	ist of Fi	gures	5
Li	ist of Ta	ables	6
1.	Gene	eral description	9
2.	Devi	ce overview	10
	2.1.	Device information	10
	2.2.	Block diagram	12
	2.3.	Pinouts and pin assignment	
	2.4.	Memory map	15
	2.5.	Clock tree	24
	2.6.	Pin definitions	
	2.6.1.	GD32H757Zx LQFP144 pin definitions	
	2.6.2.	GD32H757Vx LQFP100 pin definitions	37
	2.6.3.	GD32H757Vx BGA100 pin definitions	45
	2.6.4.	GD32H757xx pin alternate functions	54
3.	Func	tional description	62
	3.1.	Arm® Cortex®-M7 core	62
	3.2.	On-chip memory	63
	3.3.	Clock, reset and supply management	63
	3.4.	Boot modes	64
	3.5.	Power saving modes	65
	3.6.	Electronic fuse (EFUSE)	65
	3.7.	Trigger selection controller (TRIGSEL)	65
	3.8.	General-purpose and alternate-function I/Os (GPIO and AFIO)	66
	3.9.	CRC calculation unit (CRC)	66
	3.10.	True random number generator (TRNG)	66
	3.11.	Cryptographic Acceleration Unit (CAU)	67
	3.12.	Hash Acceleration Unit (HAU)	67
	3.13.	Trigonometric Math Unit (TMU)	68
	3.14.	Direct memory access controller (DMA)	68



3.15.	Master direct memory access controller (MDMA)	. 68
3.16.	DMA request multiplexer (DMAMUX)	. 69
3.17.	Analog to digital converter (ADC)	. 69
3.18.	Digital to analog converter (DAC)	. 70
3.19.	Real time clock (RTC) and backup registers	. 70
3.20.	Timers and PWM generation	. 71
3.21.	Universal synchronous/asynchronous receiver transmitter (USART/UART)	. 72
3.22.	Inter-integrated circuit (I2C)	73
3.23.	Serial peripheral interface (SPI)	. 73
3.24.	Inter-IC sound (I2S)	. 74
3.25.	OSPI I/O manager(OSPIM)	. 74
3.26.	Octal-SPI interface(OSPI)	. 74
3.27.	Clock phase delay module (CPDM)	. 74
3.28.	Digital camera interface (DCI)	. 75
3.29.	TFT LCD interface (TLI)	75
3.30.	Receiver of Sony/Philips Digtial Interface (RSPDIF)	75
3.31.	Serial Audio Interface (SAI)	. 76
3.32.	Image processing accelerator (IPA)	. 76
3.33.	Secure digital input and output card interface (SDIO)	. 77
3.34.	Management data input/output (MDIO)	. 77
3.35.	External memory controller (EXMC)	. 77
3.36.	VREF	. 78
3.37.	Low power digital temperature sensor (LPDTS)	. 78
3.38.	Encoder Divided-Output controller (EDOUT)	. 78
3.39.	Controller area network (CAN)	. 78
3.40.	Ethernet (ENET)	. 79
3.41.	Comparator (CMP)	. 79
3.42.	High-Performance Digital Filter (HPDF)	. 80
3.43.	Real-time decryption (RTDEC)	. 80
3.44.	Filter arithmetic accelerator (FAC)	. 81
3.45.	Hardware semaphore (HWSEM)	. 82
3.46.	Universal serial bus high-speed interface (USBHS)	. 82



	3.47.	Debug mode	. 82
	3.48.	Package and operation temperature	. 82
4.	Elect	rical characteristics	. 84
	4.1.	Absolute maximum ratings	. 84
	4.2.	Recommended DC characteristics	. 85
	4.3.	Power consumption	. 87
	4.4.	EMC characteristics	. 90
	4.5.	Power supply supervisor characteristics	. 92
	4.6.	Embedded USB regulator characteristics	. 94
	4.7.	External clock characteristics	. 94
	4.8.	Internal clock characteristics	. 97
	4.9.	PLL characteristics	. 98
	4.10.	Memory characteristics	100
	4.11.	NRST pin characteristics	100
	4.12.	GPIO characteristics	101
	4.13.	14-bit ADC characteristics	104
	4.14.	12-bit ADC characteristics	107
	4.15.	High-precision temperature sensor characteristics	112
	4.16.	Temperature sensor characteristics	112
	4.17.	Low power digital temperature sensor characteristics	113
	4.18.	Voltage reference buffer characteristics	113
	4.19.	CMP characteristics	115
	4.20.	Temperature and VBAT monitoring	116
	4.21.	DAC characteristics	116
	4.22.	I2C characteristics	119
	4.23.	SPI characteristics	120
	4.24.	OSPI characteristics	121
	4.25.	CPDM characteristics	123
	4.26.	HPDF characteristics	123
	4.27.	SAI characteristics	124
	4.28.	I2S characteristics	125
	4.29.	USART characteristics	126





digabevice		ODJZI II JI XX Dalasi leel
4.30.	SDIO characteristics	
4.31.	CAN characteristics	127
4.32.	USBHS characteristics	128
4.33.	EXMC characteristics	129
4.34.	TIMER characteristics	133
4.35.	DCI characteristics	134
4.36.	WDGT characteristics	135
5. Pacl	rage information	136
5.1.	LQFP144 package outline dimensions	136
5.2.	BGA100 package outline dimensions	138
5.3.	LQFP100 package outline dimensions	140
5.4.	Thermal characteristics	142
6. Orde	ering information	144
7. Revi	sion history	145



# **List of Figures**

Figure 2-1. GD32H757xx block diagram	12
Figure 2-2. GD32H757Vx BGA100 pinouts	13
Figure 2-3. GD32H757Zx LQFP144 pinouts	14
Figure 2-4. GD32H757Vx LQFP100 pinouts	15
Figure 2-5. GD32H757xx clock tree	24
Figure 4-1. Recommended power supply decoupling capacitors(1)(2)(3)	86
Figure 4-2. Recommended PDR_ON pin circuit <sup>(1)</sup>	93
Figure 4-3. Recommended external OSCIN and OSCOUT pins circuit for crystal	96
Figure 4-4. Recommended external OSCIN and OSCOUT pins circuit for oscillator	96
Figure 4-5. Recommended external NRST pin circuit	101
Figure 4-6. I2C bus timing diagram	119
Figure 4-7. SPI timing diagram - master mode	121
Figure 4-8. SPI timing diagram - slave mode	121
Figure 4-9. OSPI timing diagram - SDR mode	123
Figure 4-10. OSPI timing diagram - DTR mode	123
Figure 4-11. I2S timing diagram - master mode	126
Figure 4-12. I2S timing diagram - slave mode	126
Figure 4-13. USBFS timings: definition of data signal rise and fall time	129
Figure 5-1. LQFP144 package outline	136
Figure 5-2. LQFP144 recommended footprint	137
Figure 5-3. BGA100 package outline	138
Figure 5-4. BGA100 recommended footprint	139
Figure 5-5. LQFP100 package outline	140
Figure 5-6. LQFP100 recommended footprint	141



# **List of Tables**

Table 2-1. GD32H757xx devices features and peripheral list	10
Table 2-2. GD32H757xx memory map	15
Table 2-3. GD32H757Zx LQFP144 pin definitions	25
Table 2-4. GD32H757Vx LQFP100 pin definitions	37
Table 2-5. GD32H757Vx BGA100 pin definitions	45
Table 2-6. Port A alternate functions summary	54
Table 2-7. Port B alternate functions summary	55
Table 2-8. Port C alternate functions summary	56
Table 2-9. Port D alternate functions summary	57
Table 2-10. Port E alternate functions summary	58
Table 2-11. Port F alternate functions summary	59
Table 2-12. Port G alternate functions summary	60
Table 2-13. Port H alternate functions summary	60
Table 4-1. Abbreviations	84
Table 4-2. Absolute maximum ratings <sup>(1)(4)</sup>	85
Table 4-3. DC operating conditions	85
Table 4-4. Vcore operating conditions <sup>(1)(2)(3)</sup>	86
Table 4-5. Clock frequency <sup>(1)(2)</sup>	
Table 4-6. TCM interface frequency <sup>(1)</sup>	87
Table 4-7. Operating conditions at Power up / Power down <sup>(1)</sup>	87
Table 4-8. Power consumption characteristics(1)(2)(3)(4)	87
Table 4-9. System level ESD and EFT characteristics <sup>(1)</sup>	91
Table 4-10. EMI characteristics <sup>(1)</sup>	91
Table 4-11. Component level ESD characteristics <sup>(1)</sup>	92
Table 4-12. Power supply supervisor characteristics	92
Table 4-13. USB regulator characteristics	94
Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic characte	ristics <sup>(4)</sup>
Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)	94
Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characte	ristics <sup>(5)</sup> 95
Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)	96
Table 4-18. High speed internal clock (IRC48M) characteristics	97
Table 4-19. High speed internal clock (IRC64M) characteristics	97
Table 4-20. Low power internal clock (LPIRC4M) characteristics	98
Table 4-21. Low speed internal clock (IRC32K) characteristics	98
Table 4-22. PLL0/1/2 characteristics (wide VCO frequency range)	98
Table 4-23. PLL0/1/2 characteristics (narrow VCO frequency range)	99
Table 4-24. PLLUSBHS0/1 characteristics <sup>(3)</sup>	99
Table 4-25. Flash memory characteristics	100
Table 4-26 NRST nin characteristics	100



Table 4-27. I/O static characteristics	101
Table 4-28. Output voltage characteristics for all I/Os except PC13, PC14, PC15 <sup>(1)(2)</sup>	101
Table 4-29. Output timing characteristics (IOSPDOP OFF) (3)(4)	102
Table 4-30. Output timing characteristics (IOSPDOP ON) (1)(3)(4)	103
Table 4-31. 14-bit ADC characteristics	104
Table 4-32. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 72 MHz (14-bit ADC) (1)(2)	105
Table 4-33. 14-bit ADC accuracy <sup>(1)</sup>	106
Table 4-34. 12-bit ADC characteristics	107
Table 4-35. ADC R <sub>AIN</sub> max for f <sub>ADC</sub> = 80 MHz (12-bit ADC) (1)(2)	109
Table 4-36. ADC dynamic accuracy at f <sub>ADC</sub> = 60 MHz V <sub>REFP</sub> = 1.8 V <sup>(1)(2)</sup>	110
Table 4-37. ADC dynamic accuracy at $f_{ADC}$ = 80 MHz $V_{REFP}$ = 2.4 $V^{(1)(2)}$	110
Table 4-38. ADC dynamic accuracy at $f_{ADC}$ = 80 MHz $V_{REFP}$ = 3.3 $V^{(1)(2)}$	111
Table 4-39. ADC static accuracy at f <sub>ADC</sub> = 60 MHz V <sub>REFP</sub> = 1.8 V <sup>(1)(2)</sup>	111
Table 4-40. ADC static accuracy at f <sub>ADC</sub> = 80 MHz V <sub>REFP</sub> = 2.4 V <sup>(1)(2)</sup>	111
Table 4-41. ADC static accuracy at f <sub>ADC</sub> = 80 MHz V <sub>REFP</sub> = 3.3 V <sup>(1)(2)</sup>	111
Table 4-42. High-precision temperature sensor characteristics	112
Table 4-43. High-precision temperature sensor calibration values	112
Table 4-44. Temperature sensor characteristics <sup>(1)</sup>	112
Table 4-45. Temperature sensor calibration values	113
Table 4-46. Low power digital temperature sensor characteristics	113
Table 4-47. Voltage reference buffer characteristics <sup>(1)</sup>	113
Table 4-48. CMP characteristics <sup>(1)</sup>	115
Table 4-49. VBAT monitoring characteristics <sup>(1)</sup>	116
Table 4-50. V <sub>BAT</sub> charging characteristics	116
Table 4-51. Temperature monitoring characteristics <sup>(1)</sup>	116
Table 4-52. DAC characteristics	116
Table 4-53. DAC accuracy	118
Table 4-54. I2C characteristics <sup>(1)(2)</sup>	
Table 4-55. I2C analog filter delay characteristics <sup>(1)</sup>	120
Table 4-56. Standard SPI characteristics <sup>(1)</sup>	120
Table 4-57. Standard OSPI characteristics <sup>(1)</sup>	121
Table 4-58. CPDM characteristics	123
Table 4-59. HPDF characteristics <sup>(1)(2)</sup>	123
Table 4-60. SAI characteristics <sup>(1)</sup>	124
Table 4-61. I2S characteristics <sup>(1)(2)</sup>	125
Table 4-62. USART characteristics in Synchronous mode <sup>(1)</sup>	126
Table 4-63. USART characteristics in Smartcard mode <sup>(1)</sup>	127
Table 4-64. SDIO characteristics <sup>(1)(2)</sup>	127
Table 4-65. USBHS DC electrical characteristics <sup>(1)</sup>	128
Table 4-66. USBHS dynamic characteristics <sup>(1)</sup>	128
Table 4-67. USBHS Charger Detection characteristics <sup>(1)</sup>	129
Table 4-68. USBHS clock timing parameters <sup>(1)</sup>	
Table 4-69. USB-ULPI Dynamic characteristics <sup>(1)</sup>	
Table 4-70 Asynchronous non-multiplexed SRAM / PSRAM / NOR read timings (1)(2)	129






Table 4-71. Asynchronous non-multiplexed SRAM / PSRAM / NOR write timings <sup>(1)(2)</sup>	130
Table 4-72. Asynchronous multiplexed PSRAM / NOR read timings(1)(2)	130
Table 4-73. Asynchronous multiplexed PSRAM / NOR write timings(1)(2)	131
Table 4-74. Synchronous multiplexed PSRAM / NOR read timings <sup>(1)(2)</sup>	131
Table 4-75. Synchronous multiplexed PSRAM write timings <sup>(1)(2)</sup>	131
Table 4-76. Synchronous non-multiplexed PSRAM / NOR read timings <sup>(1)(2)</sup>	132
Table 4-77. Synchronous non-multiplexed PSRAM write timings(1)(2)	132
Table 4-78. SDRAM read timings	133
Table 4-79. TIMER characteristics <sup>(1)</sup>	133
Table 4-80. DCI characteristics <sup>(1)</sup>	134
Table 4-81. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)	135
Table 4-82. WWDGT min-max timeout value at 50 MHz (f <sub>PCLK1</sub> ) (1)	135
Table 5-1. LQFP144 package dimensions	136
Table 5-2. BGA100 package dimensions	
Table 5-3. LQFP100 package dimensions	
Table 5-4. Package thermal characteristics <sup>(1)</sup>	142
Table 6-1. Part ordering code for GD32H757xx devices	144
Table 7-1. Revision history	145



#### 1. General description

The GD32H757xx device belongs to the high performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M7 core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Arm® Cortex®-M7 processor is a highly efficient high-performance, embedded processor that features low interrupt latency, low-cost debug, and has backwards compatibility with existing Cortex-M profile processors. The processor has an in-order super-scalar pipeline that means many instructions can be dual-issued, including load/load and load/store instruction pairs because of multiple memory interfaces. The Cortex-M7 is a high-performance processor, which features a 6-stage superscalar pipeline with branch prediction and an optional FPU capable of single-precision and optionally double-precision operations. The instruction and data buses have been enlarged to 64-bit wide over the previous 32-bit buses. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32H757xx device incorporates the Arm® Cortex®-M7 32-bit processor core operating at 600 MHz frequency with Flash security protection to prevent illegal code/data access. It provides up to 3840 KB on-chip Flash memory, 512KB AXI SRAM and 512KB RAM shared (ITCM/DTCM/AXI) memory. An extensive range of enhanced I/Os and peripherals connected to four APB buses. The devices offer up to two 14-bit 4 MSPS ADCs, a 12 bit 5.3 MSPS ADC, a 12-bit DAC, up to twelve general 16-bit timers, two 16-bit PWM advanced timers, four 32-bit general timers, and four 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, two OSPIs, four I2Cs, four USARTs and four UARTs, four I2Ss, three CAN-FDs, a USBHS, a ENET, two SDIOs and a MDIO. Additional peripherals as digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI), Image Processing Accelerator (IPA), Serial Audio Interface (SAI), Receiver of Sony/Philips Digital Interface (RSPDIF), Filter arithmetic accelerator (FAC), Real-time decryption (RTDEC) and high performance digital filter module (HPDF) are included.

The device operates from a 1.71V to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32H757xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, energy storage system, graphic display, audio player, automotive navigation, drone, IoT and so on.






# 2. Device overview

### 2.1. Device information

Table 2-1. GD32H757xx devices features and peripheral list

D. AM.		GD32H757									
P	Part Number		VIT6	VMT6	VGJ6	VIJ6	VMJ6	ZGT6	ZIT6	ZMT6	
FLASH (KB)		1024	2048	3840	1024	2048	3840	1024	2048	3840	
	SRAM (KB)	1024	1024	1024	1024	1024	1024	1024	1024	1024	
	General timer (16-bit)	10 (2-3,14-16,40-44)	10	10 (2-3,14-16,40-44)	10	10 (2-3,14-16,40-44)	10 (2-3,14-16,40-44)	12 (2-3,14-16,30- 31,40-44)	12 (2-3,14-16,30- 31,40-44)	12 (2-3,14-16,30- 31,40-44)	
	General timer	4	4	4	4	4	4	4	4	4	
	(32-bit)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	
	Advanced	2	2	2	2	2	2	2	2	2	
S	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	
Timers	Basic timer	2	2	2	2	2	2	2	2	2	
-	(32-bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	
	Basic timer	2	2	2	2	2	2	2	2	2	
	(64-bit)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	
	SysTick	1	1	1	1	1	1	1	1	1	
	Watchdog	2	2	2	2	2	2	2	2	2	
	RTC	1	1	1	1	1	1	1	1	1	
	USART	4	4	4	4	4	4	4	4	4	
	UART	4	4	4	4	4	4	4	4	4	
	I2C	4	4	4	4	4	4	4	4	4	
	SPI/I2S	5/4	5/4	5/4	5/4	5/4	5/4	6/4	6/4	6/4	
ivity	OSPI	1	1	1	1	1	1	2	2	2	
Connectivity	SDIO	2	2	2	2	2	2	2	2	2	
Co	MDIO	1	1	1	1	1	1	1	1	1	
	CAN	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	3xFD	
	USBHS	1	1	1	1	1	1	1	1	1	
	ENET	1	1	1	1	1	1	1	1	1	
	TLI	1	1	1	1	1	1	1	1	1	






Part Number			GD32H757							
		VGT6	VIT6	VMT6	VGJ6	VIJ6	VMJ6	ZGT6	ZIT6	ZMT6
	DCI	1	1	1	1	1	1	1	1	1
	SAI	2	2	2	2	2	2	3	3	3
R	SPDIF	1	1	1	1	1	1	1	1	1
	HPDF	1	1	1	1	1	1	1	1	1
EXM	C/SDRAM	1/0	1/0	1/0	1/0	1/0	1/0	1/1	1/1	1/1
	IPA	1	1	1	1	1	1	1	1	1
	FAC	1	1	1	1	1	1	1	1	1
Е	DOUT	1	1	1	1	1	1	1	1	1
(	CPDM	2	2	2	2	2	2	2	2	2
F	RTDEC	2	2	2	2	2	2	2	2	2
	TMU	1	1	1	1	1	1	1	1	1
14bit	Units	2	2	2	2	2	2	2	2	2
ADC	Channels	14,12	14,12	14,12	14,12	14,12	14,12	16,14	16,14	16,14
12bit	Units	1	1	1	1	1	1	1	1	1
ADC	Channels	4	4	4	4	4	4	12	12	12
DAC	Units	1	1	1	1	1	1	1	1	1
DAC	Channels	2	2	2	2	2	2	2	2	2
	СМР	2	2	2	2	2	2	2	2	2
	GPIO	82	82	82	82	82	82	113	113	113
Р	ackage	I	LQFP100	)		BGA100		l	LQFP144	1



### 2.2. Block diagram


Figure 2-1. GD32H757xx block diagram





#### 2.3. Pinouts and pin assignment

Figure 2-2. GD32H757Vx BGA100 pinouts



GigaDevice GD32H757Vx BGA100



Figure 2-3. GD32H757Zx LQFP144 pinouts








Figure 2-4. GD32H757Vx LQFP100 pinouts



#### 2.4. **Memory map**

Table 2-2. GD32H757xx memory map

Pre-defined Regions	Bus	Address	Peripherals
		0xD000 0000 - 0xDFFF FFFF	EXMC - SDRAM device 1
		0.0000 0000 0.0555 5555	EXMC - SDRAM device 0
		0xC000 0000 - 0xCFFF FFFF	(EXMC Bank 0 Region 0-3)
External		0xA000 1000 - 0xBFFF FFFF	Reserved
RAM		0xA000 0000 - 0xA000 0FFF	Reserved
KAIVI		0x9000 0000 - 0x9FFF FFFF	OSPI0
		0x8000 0000 - 0x8FFF FFFF	EXMC - NAND
		0x7000 0000 - 0x7FFF FFFF	OSPI1
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5802 7000 - 0x5FFF FFFF	Reserved
		0x5802 6400 - 0x5802 67FF	HWSEM
		0x5802 6000 - 0x5802 63FF	Reserved
Peripheral	AHB4	0x5802 5000 - 0x5802 5FFF	Reserved
		0x5802 4C00 - 0x5802 4FFF	CRC
		0x5802 4800 - 0x5802 4BFF	Reserved
		0x5802 4400 - 0x5802 47FF	RCU






Pre-defined			Zi ii oi xx Datasiicc
Regions Bus		Address	Peripherals
		0x5802 2C00 - 0x5802 43FF	Reserved
		0x5802 2800 - 0x5802 2BFF	GPIOK
		0x5802 2400 - 0x5802 27FF	GPIOJ
		0x5802 2000 - 0x5802 23FF	Reserved
		0x5802 1C00 - 0x5802 1FFF	GPIOH
		0x5802 1800 - 0x5802 1BFF	GPIOG
		0x5802 1400 - 0x5802 17FF	GPIOF
		0x5802 1000 - 0x5802 13FF	GPIOE
		0x5802 0C00 - 0x5802 0FFF	GPIOD
		0x5802 0800 - 0x5802 0BFF	GPIOC
		0x5802 0400 - 0x5802 07FF	GPIOB
		0x5802 0000 - 0x5802 03FF	GPIOA
		0x5801 0000 - 0x5801 FFFF	Reserved
		0x5800 7400 - 0x5800 FFFF	Reserved
		0x5800 7000 - 0x5800 73FF	Reserved
		0x5800 6C00 - 0x5800 6FFF	Reserved
		0x5800 6800 - 0x5800 6BFF	LPDTS
		0x5800 5800 - 0x5800 67FF	PMU
		0x5800 5400 - 0x5800 57FF	Reserved
		0x5800 4C00 - 0x5800 53FF	Reserved
		0x5800 4800 - 0x5800 4BFF	FWDGT
		0x5800 4000 - 0x5800 43FF	RTC
		0x5800 3C00 - 0x5800 3FFF	VREF
	APB4	0x5800 3800 - 0x5800 3BFF	CMP0 - CMP1
	AI D4	0x5800 3400 - 0x5800 37FF	Reserved
		0x5800 3000 - 0x5800 33FF	Reserved
		0x5800 2C00 - 0x5800 2FFF	Reserved
		0x5800 2800 - 0x5800 2BFF	Reserved
		0x5800 2400 - 0x5800 27FF	Reserved
		0x5800 2000 - 0x5800 23FF	Reserved
		0x5800 1C00 - 0x5800 1FFF	Reserved
		0x5800 1400 - 0x5800 17FF	Reserved
		0x5800 0800 - 0x5800 13FF	Reserved
		0x5800 0400 - 0x5800 07FF	SYSCFG
		0x5800 0000 - 0x5800 03FF	EXTI
		0x5200 C000 - 0x57FF FFFF	Reserved
		0x5200 BC00 - 0x5200 BFFF	RTDEC1
	AHB3	0x5200 B800 - 0x5200 BBFF	RTDEC0
		0x5200 B400 - 0x5200 B7FF	OSPIM
		0x5200 B000 - 0x5200 B3FF	Reserved






Pre-defined		OD3Z11737 XX Datas			
Regions	Bus	Address	Peripherals		
-		0x5200 A000 - 0x5200 AFFF	OSPI1		
		0x5200 9400 - 0x5200 9FFF	Reserved		
		0x5200 9000 - 0x5200 93FF	RAMECCMU Region 0		
		0x5200 8000 - 0x5200 8FFF	CPDM(SDIO0)		
		0x5200 7000 - 0x5200 7FFF	SDIO0		
		0x5200 6000 - 0x5200 6FFF	Reserved		
		0x5200 5000 - 0x5200 5FFF	OSPI0		
		0x5200 4000 - 0x5200 4FFF	EXMC		
		0x5200 3400 - 0x5200 3FFF	Reserved		
		0x5200 3000 - 0x5200 33FF	Reserved		
		0x5200 2000 - 0x5200 2FFF	Flash memory interface		
		0x5200 1000 - 0x5200 1FFF	IPA		
		0x5200 0000 - 0x5200 0FFF	MDMA		
		0x5110 0000 - 0x51FF FFFF	Reserved		
		0x5100 0000 - 0x510F FFFF	AXI interconnect matrix		
		0x5006 1000 - 0x50FF FFFF	Reserved		
		0x5006 0C00 - 0x5006 0FFF	Reserved		
		0x5006 0800 - 0x5006 0BFF	Reserved		
		0x5006 0400 - 0x5006 07FF	Reserved		
		0x5006 0000 - 0x5006 03FF	Reserved		
		0x5005 0400 - 0x5005 FFFF	Reserved		
	APB3	0x5005 0000 - 0x5005 03FF	Reserved		
		0x5004 0000 - 0x5004 FFFF	Reserved		
		0x5000 0000 - 0x5003 FFFF	Reserved		
		0x5000 3000 - 0x5000 3FFF	WWDGT		
		0x5000 2000 - 0x5000 2FFF	Reserved		
		0x5000 1000 - 0x5000 1FFF	TLI		
		0x5000 0000 - 0x5000 0FFF	Reserved		
		0x4802 5000 - 0x4FFF FFFF	Reserved(AHB2)		
		0x4802 4800 - 0x4802 4FFF	FAC		
		0x4802 4400 - 0x4802 47FF	TMU		
		0x4802 4000 - 0x4802 43FF	Reserved		
		0x4802 3000 - 0x4802 3FFF	RAMECCMU Region 1		
	ALIDO	0x4802 2C00 - 0x4802 2FFF	Reserved(AHB2)		
	AHB2	0x4802 2800 - 0x4802 2BFF	CPDM(SDIO1)		
		0x4802 2400 - 0x4802 27FF	SDIO1		
		0x4802 1C00 - 0x4802 23FF	Reserved(AHB2)		
		0x4802 1800 - 0x4802 1BFF	TRNG		
		0x4802 1400 - 0x4802 17FF	HAU		
		0x4802 1000 - 0x4802 13FF	CAU		






Pre-defined			ZI II 31 XX Datasiicc
Regions	Bus	Address	Peripherals
		0x4802 0400 - 0x4802 0FFF	Reserved(AHB2)
		0x4802 0000 - 0x4802 03FF	DCI
		0x4800 1800 - 0x4801 FFFF	Reserved(AHB2)
		0x4800 1400 - 0x4800 17FF	Reserved
		0x4800 1000 - 0x4800 13FF	Reserved
		0x4800 0C00 - 0x4800 0FFF	Reserved
		0x4800 0800 - 0x4800 0BFF	Reserved
		0x4800 0400 - 0x4800 07FF	Reserved
		0x4800 0000 - 0x4800 03FF	Reserved
		0x400C 0000 - 0x47FF FFFF	Reserved(AHB1)
		0x4008 0000 - 0x400B FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS0
		0x4003 8C00 - 0x4003 FFFF	Reserved
		0x4003 8400 - 0x4003 8BFF	Reserved
		0x4003 8000 - 0x4003 83FF	Reserved
		0x4003 3000 - 0x4003 7FFF	Reserved
		0x4003 0000 - 0x4003 2FFF	Reserved
		0x4002 C000 - 0x4002 FFFF	Reserved
		0x4002 BC00 - 0x4002 BFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	ENET0
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
	AHB1	0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
		0x4002 3C00 - 0x4002 3FFF	Reserved
		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	Reserved
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	EFUSE
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	Reserved
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	Reserved
		0x4002 0C00 - 0x4002 0FFF	Reserved






Pre-defined			ZI II JI XX Datasiicci
Regions	Bus	Address	Peripherals
		0x4002 0800 - 0x4002 0BFF	DMAMUX
		0x4002 0400 - 0x4002 07FF	DMA1
		0x4002 0000 - 0x4002 03FF	DMA0
		0x4001 F400 - 0x4001 FFFF	Reserved
		0x4001 F000 - 0x4001 F3FF	TIMER44
		0x4001 DC00 - 0x4001 DFFF	TIMER43
		0x4001 D800 - 0x4001 DBFF	TIMER42
		0x4001 D400 - 0x4001 D7FF	TIMER41
		0x4001 D000 - 0x4001 D3FF	TIMER40
		0x4001 C000 - 0x4001 CFFF	CAN2(4KB)
		0x4001 B000 - 0x4001 BFFF	CAN1(4KB)
		0x4001 A000 - 0x4001 AFFF	CAN0(4KB)
		0x4001 8C00 - 0x4001 9FFF	Reserved
		0x4001 8800 - 0x4001 8BFF	EDOUT
		0x4001 8400 - 0x4001 87FF	TRIGSEL
		0x4001 8000 - 0x4001 83FF	Reserved(APB2)
		0x4001 7C00 - 0x4001 7FFF	Reserved
		0x4001 7800 - 0x4001 7BFF	Reserved
		0x4001 7400 - 0x4001 77FF	Reserved
		0x4001 7000 - 0x4001 73FF	HPDF
		0x4001 6C00 - 0x4001 6FFF	Reserved
	APB2	0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 6400 - 0x4001 67FF	Reserved
		0x4001 6000 - 0x4001 63FF	SAI2
		0x4001 5C00 - 0x4001 5FFF	SAI1
		0x4001 5800 - 0x4001 5BFF	SAI0
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	SPI4
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	SPI5/I2S5
		0x4001 3400 - 0x4001 37FF	SPI3
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0
		0x4001 2C00 - 0x4001 2FFF	ADC2
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	Reserved






Pre-defined	Bus	Address Peripherals			
Regions	Dus	Address	i empherais		
		0x4001 1C00 - 0x4001 1FFF	Reserved		
		0x4001 1800 - 0x4001 1BFF	Reserved		
		0x4001 1400 - 0x4001 17FF	USART5		
		0x4001 1000 - 0x4001 13FF	USART0		
		0x4001 0C00 - 0x4001 0FFF	Reserved		
		0x4001 0800 - 0x4001 0BFF	Reserved		
		0x4001 0400 - 0x4001 07FF	TIMER7		
		0x4001 0000 - 0x4001 03FF	TIMER0		
		0x4000 F800 - 0x4000 FFFF	Reserved		
		0x4000 F400 - 0x4000 F7FF	TIMER51		
		0x4000 F000 - 0x4000 F3FF	TIMER50		
		0x4000 EC00 - 0x4000 EFFF	TIMER31		
		0x4000 E800 - 0x4000 EBFF	TIMER30		
		0x4000 E400 - 0x4000 E7FF	TIMER23		
		0x4000 E000 - 0x4000 E3FF	TIMER22		
		0x4000 DC00 - 0x4000 DFFF	Reserved		
		0x4000 D800 - 0x4000 DBFF	Reserved		
		0x4000 D400 - 0x4000 D7FF	Reserved		
		0x4000 D000 - 0x4000 D3FF	Reserved		
		0x4000 CC00 - 0x4000 CFFF	Reserved		
		0x4000 C800 - 0x4000 CBFF	Reserved		
	APB1	0x4000 C400 - 0x4000 C7FF	Reserved		
		0x4000 C000 - 0x4000 C3FF	I2C2		
		0x4000 9800 - 0x4000 BFFF	Reserved		
		0x4000 9400 - 0x4000 97FF	MDIO		
		0x4000 8800 - 0x4000 93FF	Reserved		
		0x4000 8400 - 0x4000 87FF	CTC		
		0x4000 8000 - 0x4000 83FF	Reserved		
		0x4000 7C00 - 0x4000 7FFF	UART7		
		0x4000 7800 - 0x4000 7BFF	UART6		
		0x4000 7400 - 0x4000 77FF	DAC0/DAC1		
		0x4000 7000 - 0x4000 73FF	Reserved		
		0x4000 6C00 - 0x4000 6FFF	Reserved		
		0x4000 6800 - 0x4000 6BFF	Reserved		
		0x4000 6400 - 0x4000 67FF	Reserved		
		0x4000 6000 - 0x4000 63FF	Reserved		
		0x4000 5C00 - 0x4000 5FFF	I2C3		
		0x4000 5800 - 0x4000 5BFF	I2C1		
		0x4000 5400 - 0x4000 57FF	I2C0		
		0x4000 5000 - 0x4000 53FF	UART4		





Pre-defined		023	
Regions	Bus	Address	Peripherals
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	RSPDIF
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	Reserved
		0x4000 2C00 - 0x4000 2FFF	Reserved
		0x4000 2800 - 0x4000 2BFF	Reserved
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x3880 1000 - 0x3FFF FFFF	Reserved
		0x3880 0000 - 0x3880 0FFF	Backup SRAM
		0x3000 8000 - 0x387F FFFF	Reserved
		0x3000 4000 - 0x3000 7FFF	SRAM1(16KB)
		0x3000 0000 - 0x3000 3FFF	SRAM0(16KB)
		0x2410 0000 - 0x2FFF FFFF	Reserved
		0x2408 0000 - 0x240F FFFF	RAM(512KB) shared
		0.0400 0000 0.0407 FFFF	(ITCM/DTCM/AXI)
		0x2400 0000 - 0x2407 FFFF	AXI SRAM(512KB)
SRAM		0x2008 0000 - 0x23FF FFFF	Reserved
		0x2007 0000 - 0x2007 FFFF	_
		0x2006 0000 - 0x2006 FFFF	
		0x2003 0000 - 0x2005 FFFF	
		0x2002 0000 - 0x2002 FFFF	-
		0x2001 C000 - 0x2001 FFFF	DTCM RAM(from RAM shared)
		0x2001 8000 - 0x2001 BFFF	
		0x2001 0000 - 0x2001 7FFF	
		0x2000 D000 - 0x2000 FFFF	
		0x2000 C000 - 0x2000 CFFF	
		0x2000 8000 - 0x2000 BFFF	





Pre-defined		000		
Regions	Bus	Address	Peripherals	
3		0x2000 5000 - 0x2000 7FFF		
		0x2000 2000 - 0x2000 4FFF		
		0x2000 1000 - 0x2000 1FFF		
		0x2000 0000 - 0x2000 0FFF		
		0x1FFF FC10 - 0x1FFF FFFF	Reserved	
		0x1FFF FC00 - 0x1FFF FC0F	Reserved	
		0x1FFF F818 - 0x1FFF BFFF	Reserved	
		0x1FFF F800 - 0x1FFF F817	Reserved	
		0x1FFF F000 - 0x1FFF F7FF	Reserved	
		0x1FFF EC00 - 0x1FFF EFFF	Reserved	
		0x1FFF C010 - 0x1FFF EBFF	Reserved	
		0x1FFF C000 - 0x1FFF C00F	Reserved	
		0x1FFF B000 - 0x1FFF BFFF	Reserved	
		0x1FFF 8000 - 0x1FFF AFFF	Reserved	
		0x1FFF 7A10 - 0x1FFF 7FFF	Reserved	
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved	
		0x1FFF 7400 - 0x1FFF 77FF	Reserved	
		0x1FFF 7000 - 0x1FFF 73FF	Reserved	
		0x1FFF 0000 - 0x1FFF 6FFF	Reserved	
		0x1FFE C010 - 0x1FFE FFFF	Reserved	
		0x1FFE C000 - 0x1FFE C00F	Reserved	
		0x1FF6 0000 - 0x1FFE BFFF	Reserved	
Code		0x1FF4 0000 - 0x1FF5 FFFF	Reserved	
		0x1FFF 9000 - 0x1FF3 FFFF	Reserved	
		0x1FF0 0000 - 0x1FFF 8FFF	System Memory	
		0x1002 0000 - 0x1FEF FFFF	Reserved	
		0x1001 0000 - 0x1001 FFFF	Reserved	
		0x1000 0000 - 0x1000 FFFF	Reserved	
		0x0A00 D000 - 0x0FFF FFFF	Reserved	
		0x0A00 C000 - 0x0A00 CFFF	Reserved	
		0x0A00 8000 - 0x0A00 BFFF	Reserved	
		0x0A00 0000 - 0x0A00 7FFF	Reserved	
		0x08C0 1000 - 0x09FF FFFF	Reserved	
		0x08C0 0000 - 0x08C0 0FFF	Reserved	
		0x0881 0000 - 0x08BF FFFF	Reserved	
		0x0880 0000 - 0x0880 FFFF	Reserved	
		0x0840 0000 - 0x087F FFFF	Reserved	
		0x083C 0000 - 0x083F FFFF	Reserved	
		0x0830 0000 - 0x083B FFFF	Flash memory	
		0x0810 0000 - 0x082F FFFF	. Idon monory	



# GD32H757xx Datasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x0808 0000 - 0x080F FFFF	
		0x0806 0000 - 0x0807 FFFF	
		0x0802 0000 - 0x0805 FFFF	
		0x0801 0000 - 0x0801 FFFF	
		0x0800 0000 - 0x0800 FFFF	
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Reserved
		0x0008 0000 - 0x000F FFFF	Reserved
		0x0002 6000 - 0x0007 FFFF	
		0x0002 0000 - 0x0002 5FFF	
		0x0001 0000 - 0x0001 FFFF	ITCM RAM(from RAM shared)
		0x0000 0000 - 0x0000 FFFF	



### 2.5. Clock tree

4-50 MHz HXTAL PLL2RDIV +2,4,8,16 CK\_PLL1P CK\_PER

Figure 2-5. GD32H757xx clock tree

#### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator



IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators IRC64M: Internal 64M RC oscillators

#### 2.6. Pin definitions

#### 2.6.1. GD32H757Zx LQFP144 pin definitions

Table 2-3. GD32H757Zx LQFP144 pin definitions

	LQFP144						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
PE2	1	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, SAI2_MCLK0, OSPIM_P0_IO2, SAI2_CLK0, EXMC_A23, EVENTOUT			
PE3	2	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, SAI2_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT			
PE4	3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, SAI2_FS0, SAI2_DAT1, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT			
PE5	4	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, SAI2_SCK0, SAI2_CLK1, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT			
PE6	5	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI2_SD0, SAI2_DAT0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT			
VBAT	6	Р	-	Default: VBAT			
PC13	7	I/O		Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT			
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: EVENTOUT Additional: OSC32IN			
PC15- OSC32OU T	9	I/O		Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT			
PF0	10	I/O		Default: PF0 Alternate: I2C1_SDA, USBHS0_ULPI_D4, OSPIM_P1_IO0, EXMC_A0, TIMER22_CH0, EVENTOUT			



	LQFP144							
		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level(2)	Functions description				
				Default: PF1				
PF1	11	I/O		Alternate: I2C1_SCL, USBHS0_ULPI_D5, OSPIM_P1_IO1,				
				EXMC_A1, TIMER22_CH1, EVENTOUT				
				Default: PF2				
PF2	12	I/O		Alternate: I2C1_SMBA, USBHS0_ULPI_D6, OSPIM_P1_IO2,				
				EXMC_A2, TIMER22_CH2, EVENTOUT  Default: PF3				
				Alternate: OSPIM_P1_IO3, EXMC_A3, TIMER22_CH3,				
PF3	13	I/O		EVENTOUT				
				Additional: ADC2_IN5				
				Default: PF4				
				Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX,				
PF4	14	I/O		HPDF_DATAIN2, USART2_RTS, USART2_DE,				
FF4	14	1/0		UART3_RTS, UART3_DE, OSPIM_P1_SCK, SDIO1_D0,				
				EXMC_A4, TRIGSEL_OUT1, TLI_PIXCLK, EVENTOUT				
				Additional: ADC2_IN9				
				Default: PF5				
				Alternate: TIMER0_MCH2, TIMER7_MCH2, USART0_RX,				
PF5	PF5 15	I/O		HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_A5,				
				TRIGSEL_OUT5, TLI_G7, EVENTOUT				
				Additional: ADC2_IN4				
VSS	16	Р	-	Default: VSS				
VDD	17	Р	-	Default: VDD				
				Default: PF6				
DEC	40	18 I/O	I/O		Alternate: TIMER15_CH0, CAN2_RX, SPI4_NSS,			
PF6	18			I/O	1/0	18   1/0	18   I/O	18   1/0
				Additional: ADC2_IN8				
				Default: PF7				
				Alternate: TIMER16_CH0, CAN2_TX, SPI4_SCK,				
PF7	19	I/O		SAIO_MCLK1, UART6_TX, SAI2_MCLK1, OSPIM_P0_IO2,				
	.0	1/0	1/0	19   I/U		EXMC_D25, TIMER22_CH1, EVENTOUT		
				Additional: ADC2_IN3				
				Default: PF8				
				Alternate: TIMER15_MCH0, SPI4_MISO, SAI0_SCK1,				
PF8	20	I/O		UART6_RTS, UART6_DE, SAI2_SCK1, OSPIM_P0_IO0,				
				EXMC_D26, TIMER22_CH2, EVENTOUT				
				Additional: ADC2_IN7				
				Default: PF9				
		21 1/0		Alternate: TIMER16_MCH0, SPI4_MOSI, SAI0_FS1,				
PF9	21			UART6_CTS, SAI2_FS1, OSPIM_P0_IO1, EXMC_D27,				
				TIMER22_CH3, EVENTOUT				
				Additional: ADC2_IN2				
PF10	22	I/O		Default: PF10  Alternate: TIMEP15 REKIND SAID DATA OSBIM DO SCK				
		<u> </u>		Alternate: TIMER15_BRKIN0, SAI0_DAT2, OSPIM_P0_SCK,				



	LQFP144							
		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				SAI2_DAT2, DCI_D11, TLI_DE, EVENTOUT				
				Additional: ADC2_IN6				
PH0-				Default: PH0				
OSCIN	23	I/O		Alternate: EVENTOUT				
030111				Additional: OSCIN				
PH1-				Default: PH1				
OSCOUT	24	I/O		Alternate: EVENTOUT				
				Additional: OSCOUT				
NRST	25	-	-	Default: NRST				
				Default: PC0				
				Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4,				
PC0	26	I/O		TIMER40_CH0, SAI1_FS1, EXMC_A25,				
1 00	20	.,,		USBHS0_ULPI_STP, TLI_G2, EXMC_SDNWE,				
				TRIGSEL_IN8, TLI_R5, EVENTOUT				
				Additional: ADC012_IN10				
				Default: PC1				
				Alternate: TRACED0, SAI2_DAT0, SAI0_DAT0,				
		I/O		HPDF_DATAIN0, HPDF_CKIN4, SPI1_MOSI, I2S1_SD,				
PC1	27			SAI0_SD0, TIMER40_MCH0, SAI2_SD0, SDIO1_CK,				
				OSPIM_P0_IO4, ETH0_MDC, MDC, TRIGSEL_IN9, TLI_G5,				
				EVENTOUT				
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5				
PC2_C	28	I/O		Default: PC2_C <sup>(4)</sup>				
_				Additional: ADC2_IN0				
PC3_C	29	I/O		Default: PC3_C <sup>(4)</sup>				
		_		Additional: ADC2_IN1				
VDD	30	Р	-	Default: VDD				
VSSA	31	Р	-	Default: VSSA				
VREFP	32	Р	-	Default: VREFP				
VDDA	33	Р	-	Default: VDDA				
				Default: PA0				
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,				
PA0	34	I/O		TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,				
1 70	54	1/0		OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,				
				SAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT				
				Additional: ADC0_IN16, WKUP0				
				Default: PA1				
PA1 35				Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0,				
	35	I/O		USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3,				
		35 1/0		SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1,				
				TLI_R2, EVENTOUT				
		ļ		Additional: ADC0_IN17				
PA2	36	I/O		Default: PA2				
. , 、,	00	., 0		Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0,				



	LQFP144							
		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO,				
				MDIO, TRIGSEL_IN7, TLI_R1, EVENTOUT				
				Additional: ADC01_IN14, WKUP1				
				Default: PA3				
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1,				
PA3	37	I/O		I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2,				
1710	0.	.,, 0		USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4,				
				TLI_B5, EVENTOUT				
				Additional: ADC01_IN15				
VSS	38	Р	-	Default: VSS				
VDD	39	Р	-	Default: VDD				
				Default: PA4				
				Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS,				
PA4	40	I/O		I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8,				
				DCI_HSYNC, TLI_VSYNC, EVENTOUT				
				Additional: ADC01_IN18, DAC0_OUT0				
				Default: PA5				
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0,				
PA5	41	I/O		SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK,				
				USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4,				
				EVENTOUT				
				Additional: ADC01_IN19, DAC0_OUT1				
				Default: PA6				
				Alternate: TIMER0_BRKIN0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3,				
PA6	42	I/O	I/O	SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK,				
				TLI_G2, EVENTOUT				
				Additional: ADC01_IN3				
				Default: PA7				
				Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0,				
				SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD,				
PA7	43	I/O		OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE,				
				TRIGSEL_IN5, TLI_VSYNC, EVENTOUT				
				Additional: ADC01_IN7				
				Default: PC4				
				Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2,				
PC4	PC4 44	I/O		I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN,				
				ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7, EVENTOUT				
				Additional: ADC01_IN4, CMP0_IM7				
				Default: PC5				
				Alternate: PMU_SLEEP, SAI2_DAT2, SAI0_DAT2,				
PC5	15	1/0		HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3,				
F 03	40	45 I/O		ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE,				
				EVENTOUT				
				Additional: ADC01_IN8				



LQFP144						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
PB0	46	I/O		Default: PB0  Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1,  OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3,  USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1,  EVENTOUT  Additional: ADC01_IN9, CMP0_IP0		
PB1	47	1/0		Default: PB1 Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2, OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6, USBHS0_ULPI_D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0, EVENTOUT Additional: ADC01_IN5, CMP0_IM6		
PB2	48	I/O		Default: PB2 Alternate: RTC_OUT, SAI2_DAT0, SAI0_DAT0, EXMC_D10, HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD, SAI2_SD0, OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI, EVENTOUT Additional: CMP0_IP1		
PF11	49	I/O		Default: PF11 Alternate: SPI4_MOSI, SAI1_SD1, EXMC_SDNRAS, DCI_D12, TIMER23_CH0, EVENTOUT Additional: ADC0_IN2		
PF12	50	I/O		Default: PF12 Alternate: EXMC_A6, TIMER23_CH1, EVENTOUT Additional: ADC0_IN6		
VSS	51	Р	-	Default: VSS		
VDD	52	Р	-	Default: VDD		
PF13	53	I/O		Default: PF13 Alternate: HPDF_DATAIN6, I2C3_SMBA, EXMC_A7, TIMER23_CH2, EVENTOUT Additional: ADC1_IN2		
PF14	54	I/O		Default: PF14 Alternate: HPDF_CKIN6, I2C3_SCL, SPI4_IO2, EXMC_A8, TIMER23_CH3, EVENTOUT Additional: ADC1_IN6		
PF15	55	I/O		Default: PF15 Alternate: I2C3_SDA, SPI4_IO3, EXMC_A9, EVENTOUT		
PG0	56	I/O		Default: PG0 Alternate: TIMER31_CH0, OSPIM_P1_IO4, EXMC_A10, EVENTOUT		
PG1	57	I/O		Default: PG1 Alternate: TIMER31_CH1, OSPIM_P1_IO5, EXMC_A11, EVENTOUT		
PE7	58	I/O		Default: PE7		



	LQFP144						
<b>5</b>		Pin	I/O				
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
				Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX,			
				OSPIM_P0_IO4, EXMC_D4, EVENTOUT			
				Additional: CMP1_IM7			
				Default: PE8			
PE8	59	I/O		Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX,			
				OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT			
				Default: PE9			
				Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2,			
PE9	60	I/O		UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6,			
				EVENTOUT			
				Additional: CMP1_IP0			
VSS	61	Р	-	Default: VSS			
VDD	62	Р	-	Default: VDD			
				Default: PE10			
PE10	63	I/O		Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3,			
				UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT			
				Additional: CMP1_IM6			
				Default: PE11			
DE44	0.4	1/0		Alternate: TIMERO_CH1, HPDF_CKIN4, SPI3_NSS,			
PE11	64	I/O		SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3,			
				EVENTOUT Additional: CMP1_IP1			
				Default: PE12			
PE12	65	I/O		Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK,			
1 612	65	1/0		SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4, EVENTOUT			
				Default: PE13			
PE13	66	I/O		Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO,			
				SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE, EVENTOUT			
				Default: PE14			
PE14	67	I/O		Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1,			
				EXMC_D11, TLI_PIXCLK, EVENTOUT			
				Default: PE15			
PE15	68	I/O		Alternate: TIMER0_BRKIN0, TLI_HSYNC, EXMC_D12,			
				CMP_MUX_OUT4, TLI_R7, EVENTOUT			
				Default: PB10			
PB10	69	I/O		Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,			
1 010	OB	1/0		HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN,			
				USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4, EVENTOUT			
PB11	70	I/O		Default: PB11			
				Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7,			
				USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN,			
1/0655		_		TLI_G5, EVENTOUT			
VCORE	71	P _	-	Default: VCORE			
VDD	72	Р	-	Default: VDD			



	LQFP144					
Pin Name	Pins	Pin	I/O	Functions description		
1 III Name	1 1113	Type <sup>(1)</sup>	Level <sup>(2)</sup>	r unotions description		
PB12	73	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS, I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX, USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0, CMP_MUX_OUT2, UART4_RX, EVENTOUT		
PB13	74	I/O	5VT	Default: PB13 Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2, SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS, CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1, SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT		
PB14	75	I/O		Default: PB14 Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX, SPI1_MISO, HPDF_DATAIN2, USART2_RTS, USART2_DE, UART3_RTS, UART3_DE, SDIO1_D0, EXMC_D10, TRIGSEL_OUT1, TLI_PIXCLK, EVENTOUT		
PB15	76	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER0_MCH2, TIMER7_MCH2, USART0_RX, SPI1_MOSI, I2S1_SD, HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_D11, TRIGSEL_OUT5, TLI_G7, EVENTOUT		
PD8	77	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0, RSPDIF_CH1, EXMC_D13, EVENTOUT		
PD9	78	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1, EXMC_D14, EVENTOUT		
PD10	79	I/O		Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3, EVENTOUT		
PD11	80	I/O		Default: PD11 Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0, EXMC_A16, EXMC_CLE, EVENTOUT		
PD12	81	I/O		Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL, CAN2_RX, EDOUT_A, USART2_RTS, USART2_DE, OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE, DCI_D12, EVENTOUT		
PD13	82	I/O		Default: PD13 Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA, CAN2_TX, EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0, EXMC_A18, DCI_D13, EVENTOUT		
VSS	83	Р	-	Default: VSS		
VDD	84	Р	-	Default: VDD		
PD14	85	I/O		Default: PD14		



	LQFP144					
	Pin I/O					
Pin Name	Pins	Type <sup>(1)</sup>		Functions description		
				Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2,		
				EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT		
				Default: PD15		
PD15	86	I/O		Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3,		
				UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT		
				Default: PG2		
PG2	87	I/O		Alternate: TIMER0_BRKIN1, TIMER7_BRKIN0,		
FGZ	01			TIMER31_CH2, SPI1_MISO, CMP_MUX_OUT5,		
				EXMC_A12, TIMER23_ETI, EVENTOUT		
				Default: PG3		
PG3	88	I/O		Alternate: TIMER7_BRKIN2, TIMER31_CH3, SPI1_MOSI,		
	00	.,,		I2S1_SD, CMP_MUX_OUT6, EXMC_A13, TIMER22_ETI,		
				EVENTOUT		
				Default: PG4		
PG4	89	I/O		Alternate: TIMER0_BRKIN2, TIMER7_BRKIN1,		
				TIMER31_ETI, CMP_MUX_OUT7, EXMC_A14, EVENTOUT		
		I/O		Default: PG5		
PG5	90			Alternate: TIMER0_ETI, TIMER30_CH0, EXMC_A15,		
				EVENTOUT		
				Default: PG6		
PG6	91	I/O		Alternate: TIMER16_BRKIN0, TIMER30_CH1,		
	0.			OSPIM_P0_CSN, EXMC_NE2, DCI_D12, TLI_R7,		
				EVENTOUT		
1		I/O		Default: PG7		
PG7	92			Alternate: EXMC_D28, TIMER30_CH2, SAI0_MCLK0,		
				USART5_CK, EXMC_INT, DCI_D13, TLI_PIXCLK,		
				EVENTOUT Default DC2		
	93	I/O		Default: PG8		
PG8				Alternate: TIMER7_ETI, TIMER30_CH3, SPI5_NSS, I2S5_WS, USART5_RTS, USART5_DE, RSPDIF_CH2,		
				ETH0_PPS_OUT, EXMC_SDCLK, TLI_G7, EVENTOUT		
VSS	94	Р		Default: VSS		
	94	<u> </u>	-	Default. VSS		
VDD33US	95	Р	-	Default: VDD33USB		
В				Defectly DOC		
				Default: PC6		
PC6	96	I/O		Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0, HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR,		
				EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0,		
				TLI_HSYNC, EVENTOUT		
PC7	97	I/O		Default: PC7		
				Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1,		
				HPDF_DATAIN3, I2S2_MCK, USART5_RX,		
				SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7,		
				DCI_D1, TLI_G6, EVENTOUT		
PC8	98	I/O		Default: PC8		
. 50		.,,		21		



	LQFP144					
Pin I/O						
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description		
				Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2,		
				USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1,		
				EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT		
				Default: PC9		
		I/O		Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3,		
PC9	99			TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS,		
				OSPIM_P0_IO0, TLI_G3, SDIO0_D1, DCI_D3, TLI_B2,		
				EVENTOUT		
				Default: PA8		
PA8	100	I/O		Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2,		
1 70	100	1/0		I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX,		
				CMP_MUX_OUT1, TLI_B3, TLI_R6, EVENTOUT		
				Default: PA9		
PA9	101	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,		
		1/0		USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5, EVENTOUT		
				Additional: USBHS0_VBUS		
				Default: PA10		
PA10	102	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12,		
				USBHS0_ID, MDIO, TLI_B4, DCI_D1, TLI_B1, EVENTOUT		
USBHS0_	103	I/O		Default: USBHS0_DM <sup>(3)</sup>		
DM						
USBHS0_	104	I/O		Default: USBHS0_DP <sup>(3)</sup>		
DP	101	.,,		201ddii: 0021100_21		
				Default: JTMS, SWDIO, PA13		
	105	I/O		Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS,		
PA13				I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX,		
				MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4,		
				EVENTOUT		
VCORE	106	Р	-	Default: VCORE		
VSS	107	Р	-	Default: VSS		
VDD	108	Р	-	Default: VDD		
				Default: JTCK, SWCLK, PA14		
PA14	109	I/O		Alternate: TLI_G7, SPI1_SCK, I2S1_CK, UART3_TX,		
				USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX,		
				MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5,		
				EVENTOUT		
	110	I/O		Default: JTDI, PA15		
PA15				Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,		
				I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS,		
				UART3_RTS, UART3_DE, TLI_R3, UART6_TX, MDIO_A0,		
		<del>                                     </del>		TRIGSEL_OUTO, TLI_B6, EVENTOUT		
PC10	111	I/O		Default: PC10		
				Alternate: TIMERO_CH3, HPDF_CKIN5, SPI2_SCK,		
				I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1,		



				LQFP144
Pin Name	Pins	Pin	I/O	Functions description
Pin Name	PIIIS	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				TLI_B1, MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2,
				EVENTOUT
				Default: PC11
PC11	112	I/O		Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO,
				USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2,
				MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4, EVENTOUT
		I/O		Default: PC12
PC12	113			Alternate: TRACED3, EXMC_D6, TIMER14_CH0,
				SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO0_CK, DCI_D9, TLI_R6, EVENTOUT
				Default: PD0
PD0	114	I/O		Alternate: TIMER7 CH2, HPDF CKIN6, UART3 RX,
1 00	114			CANO RX, EXMC D2, TRIGSEL IN3, TLI B1, EVENTOUT
				Default: PD1
PD1	115	I/O		Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX,
	_			EXMC_D3, TRIGSEL_IN6, EVENTOUT
				Default: PD2
DDO	440	I/O		Alternate: TRACED2, EXMC_D7, TIMER2_ETI,
PD2	116			TIMER14_BRKIN0, UART4_RX, TLI_B7, SDIO0_CMD,
				DCI_D11, TLI_B2, EVENTOUT
				Default: PD3
PD3	117	I/O		Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK,
				USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT
	118	I/O		Default: PD4
PD4				Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,
				OSPIM_P0_IO4, EXMC_NOE, EVENTOUT
PD5	119	I/O		Default: PD5 Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,
PD5				EXMC_NWE, EVENTOUT
VSS	120	Р	_	Default: VSS
VDD	121	P	_	Default: VDD
VDD	121	Г	_	Default: PD6
				Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,
PD6	122	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0,
. 20				USART1_RX, SAI2_SD0, OSPIM_P0_IO6, SDIO1_CK,
				EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT
				Default: PD7
PD7	123	I/O		Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,
				HPDF_CKIN1, USART1_CK, RSPDIF_CH0,
				OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,
				EVENTOUT
				Default: PG9
PG9	124	I/O		Alternate: EXMC_D30, CAN2_TX, TIMER7_BRKIN1,
				TIMER30_ETI, SPI0_MISO, USART5_RX, RSPDIF_CH3,



LQFP144					
Pin Name	Pins	Pin	I/O	Functions description	
i iii itailio	1 1110	Type <sup>(1)</sup>	Level <sup>(2)</sup>	T directions description	
				OSPIM_P0_IO6, SAI1_FS1, SDIO1_D0, EXMC_NE1,	
				DCI_VSYNC, EVENTOUT	
				Default: PG10	
PG10	125	I/O		Alternate: EXMC_D31, CAN2_RX, OSPIM_P1_IO6,	
1010	120			SPI0_NSS, I2S0_WS, TLI_G3, SAI1_SD1, SDIO1_D1,	
				EXMC_NE2, DCI_D2, TLI_B2, EVENTOUT	
				Default: PG11	
PG11	126	I/O		Alternate: EXMC_D29, SPI0_SCK, I2S0_CK, RSPDIF_CH0,	
				OSPIM_P1_IO7, SDIO1_D2, ETH0_RMII_TX_EN, DCI_D3,	
				TLI_B3, EVENTOUT	
				Default: PG12	
				Alternate: OSPIM_P1_CSN, SPI5_MISO, USART5_RTS,	
PG12	127	I/O		USART5_DE, RSPDIF_CH1, TLI_B4, SDIO1_D3,	
				ETH0_RMII_TXD1, EXMC_NE3, TIMER22_CH0, TLI_B1,	
				EVENTOUT	
				Default: PG13	
PG13	128	I/O		Alternate: TRACEDO, SPI5_SCK, I2S5_CK, USART5_CTS,	
				TIMER44_CH0, SDIO1_D6, ETH0_RMII_TXD0, EXMC_A24,	
				TIMER22_CH1, TLI_R0, EVENTOUT	
				Default: PG14 Alternate: TRACED1, SPI5_MOSI, I2S5_SD, USART5_TX,	
PG14	129	I/O		TIMER44_MCH0, OSPIM_P0_IO7, SDIO1_D7,	
PG14	129			ETH0_RMII_TXD1, EXMC_A25, TIMER22_CH2, TLI_B0,	
				EVENTOUT	
VSS	130	Р	_	Default: VSS	
VDD	131	Р	_	Default: VDD	
VDD	131	'		Default: PG15	
PG15	132	I/O		Alternate: USART5_CTS, TIMER44_BRKIN0,	
FGIS	132	1/0		EXMC_SDNCAS, DCI_D13, EVENTOUT	
				Default: JTDO, PB3	
				Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK,	
PB3	133	I/O		SPI0 SCK, I2S0 CK, SPI2 SCK, I2S2 CK, SPI5 SCK,	
1 00				12S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4,	
				TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT	
				Default: NJTRST, PB4	
				Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO,	
PB4	134	I/O		SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDI01_D3,	
				UART6_TX, TRIGSEL_OUT6, EVENTOUT	
				Default: PB5	
PB5	135	I/O		Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5,	
				I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,	
				SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,	
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,	
				DCI_D10, UART4_RX, EVENTOUT	
PB6	136	I/O		Default: PB6	



	LQFP144							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11, I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX, OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1, DCI_D5, UART4_TX, EVENTOUT				
PB7	137	I/O		Default: PB7 Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA, I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT Additional: PVD_IN				
BOOT	138	I/O		Default: BOOT				
PB8	139	I/O		Default: PB8  Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7,  I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX,  CAN0_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6,  EVENTOUT				
PB9	140	I/O		Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA, SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7, EVENTOUT				
PE0	141	I/O		Default: PE0 Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0, EXMC_NBL0, DCI_D2, TLI_R0, EVENTOUT				
PE1	142	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6, EVENTOUT				
PDR_ON	143	Р	-	Default: PDR_ON <sup>(5)</sup>				
VDD	144	Р	-	Default: VDD				

### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) USBHS0\_DM and USBHS0\_DP pins can only be used for USBHS.
- (4) PC2\_C and PC3\_C can only be used as analog pins.
- (5) PDR\_ON pin should be pulled up to V<sub>DD</sub>, refer to <u>Figure 4-2. Recommended PDR\_ON</u> pin circuit<sup>(1)</sup>.



# 2.6.2. GD32H757Vx LQFP100 pin definitions

Table 2-4. GD32H757Vx LQFP100 pin definitions

	LQFP100						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
PE2	1	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, OSPIM_P0_IO2, EXMC_A23, EVENTOUT			
PE3	2	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT			
PE4	3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT			
PE5	4	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT			
PE6	5	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT			
VBAT	6	Р	1	Default: VBAT			
PC13	7	I/O		Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT			
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: EVENTOUT Additional: OSC32IN			
PC15- OSC32OU T	9	I/O		Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT			
VSS	10	Р	ı	Default: VSS			
VDD	11	Р	-	Default: VDD			
PH0- OSCIN	12	I/O		Default: PH0 Alternate: EVENTOUT Additional: OSCIN			
PH1- OSCOUT	13	I/O		Default: PH1 Alternate: EVENTOUT Additional: OSCOUT			
NRST	14	-	-	Default: NRST			
PC0	15	I/O		Default: PC0 Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4, TIMER40_CH0, SAI1_FS1, EXMC_A25,			



	LQFP100							
		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				USBHS0_ULPI_STP, TLI_G2, EXMC_SDNWE,				
				TRIGSEL_IN8, TLI_R5, EVENTOUT				
				Additional: ADC012_IN10				
				Default: PC1				
				Alternate: TRACED0, SAI0_DAT0, HPDF_DATAIN0,				
PC1	16	I/O		HPDF_CKIN4, SPI1_MOSI, I2S1_SD, SAI0_SD0,				
PCI	16	1/0		TIMER40_MCH0, SDIO1_CK, OSPIM_P0_IO4, ETH0_MDC,				
				MDC, TRIGSEL_IN9, TLI_G5, EVENTOUT				
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5				
PC2_C	17	I/O		Default: PC2_C <sup>(4)</sup>				
1 02_0	17	1/0		Additional: ADC2_IN0				
PC3_C	18	I/O		Default: PC3_C <sup>(4)</sup>				
1 03_0	10	1/0		Additional: ADC2_IN1				
VSSA	19	Р	-	Default: VSSA				
VREFP	20	Р	-	Default: VREFP				
VDDA	21	Р	-	Default: VDDA				
				Default: PA0				
		. I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,				
PA0	22			TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,				
PAU				OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,				
				SAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT				
				Additional: ADC0_IN16, WKUP0				
				Default: PA1				
				Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0,				
PA1	23	I/O		USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3,				
17(1	20			SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1,				
				TLI_R2, EVENTOUT				
				Additional: ADC0_IN17				
				Default: PA2				
				Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0,				
PA2	24	I/O		OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO,				
				MDIO, TRIGSEL_IN7 , TLI_R1, EVENTOUT				
				Additional: ADC01_IN14, WKUP1				
				Default: PA3				
PA3				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1,				
	25	I/O		I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2,				
				USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4,				
				TLI_B5, EVENTOUT				
1/00	00			Additional: ADC01_IN15				
VSS	26	Р	-	Default: VSS				
VDD	27	Р	-	Default: VDD				
PA4	28	I/O		Default: PA4				



				LQFP100
Pin Name	Pins	Pin	I/O	Functions description
riii Naiile	riiis	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8, DCI_HSYNC, TLI_VSYNC, EVENTOUT Additional: ADC01_IN18, DAC0_OUT0
PA5	29	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0, SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK, USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4, EVENTOUT Additional: ADC01_IN19, DAC0_OUT1
PA6	30	I/O		Default: PA6 Alternate: TIMER0_BRKIN0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3, SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK, TLI_G2, EVENTOUT Additional: ADC01_IN3
PA7	31	I/O		Default: PA7 Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0, SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD, OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE, TRIGSEL_IN5, TLI_VSYNC, EVENTOUT Additional: ADC01_IN7
PC4	32	I/O		Default: PC4 Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2, I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN, ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7, EVENTOUT Additional: ADC01_IN4, CMP0_IM7
PC5	33	I/O		Default: PC5 Alternate: PMU_SLEEP, SAI0_DAT2, HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3, ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE, EVENTOUT Additional: ADC01_IN8
PB0	34	I/O		Default: PB0 Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1, OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3, USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1, EVENTOUT Additional: ADC01_IN9, CMP0_IP0
PB1	35	I/O		Default: PB1 Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2, OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6, USBHS0_ULPI_D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0, EVENTOUT Additional: ADC01_IN5, CMP0_IM6
PB2	36	I/O		Default: PB2



	LQFP100						
		Pin	I/O				
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
				Alternate: RTC_OUT, SAI0_DAT0, EXMC_D10,			
				HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD,			
				OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI,			
				EVENTOUT			
				Additional: CMP0_IP1			
				Default: PE7			
DEZ	27	I/O		Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX,			
PE7	37	1/0		OSPIM_P0_IO4, EXMC_D4, EVENTOUT			
				Additional: CMP1_IM7			
				Default: PE8			
PE8	38	I/O		Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX,			
				OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT			
				Default: PE9			
				Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2,			
PE9	39	I/O		UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6,			
				EVENTOUT			
				Additional: CMP1_IP0			
		40 I/O		Default: PE10			
PE10	40			Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3,			
PEIU	40			UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT			
				Additional: CMP1_IM6			
		I/O		Default: PE11			
				Alternate: TIMER0_CH1, HPDF_CKIN4, SPI3_NSS,			
PE11	41			SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3,			
				EVENTOUT			
				Additional: CMP1_IP1			
			I/O	Default: PE12			
PE12	42	I/O		Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK,			
				SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4, EVENTOUT			
				Default: PE13			
PE13	43	I/O		Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO,			
				SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE, EVENTOUT			
				Default: PE14			
PE14	44	I/O		Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1,			
				EXMC_D11, TLI_PIXCLK, EVENTOUT			
				Default: PE15			
PE15	45	I/O		Alternate: TIMER0_BRKIN0, TLI_HSYNC, EXMC_D12,			
		<u> </u>		CMP_MUX_OUT4, TLI_R7, EVENTOUT			
				Default: PB10			
PB10	46	I/O		Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,			
. 5.0	40	1/0		HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN,			
		ļ		USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4, EVENTOUT			
				Default: PB11			
PB11	47	7 I/O		Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7,			
				USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN,			



	LQFP100							
		Pin	I/O					
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				TLI_G5, EVENTOUT				
VCORE	48	Р	-	Default: VCORE				
VSS	49	Р	-	Default: VSS				
VDD	50	Р	-	Default: VDD				
		-		Default: PB12				
				Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS,				
PB12	51	I/O	5VT	I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX,				
				USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0,				
				CMP_MUX_OUT2, UART4_RX, EVENTOUT				
				Default: PB13				
				Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2,				
PB13	52	I/O	5VT	SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS,				
				CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1,				
				SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT				
				Default: PB14				
				Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX,				
PB14	53	I/O		SPI1_MISO, HPDF_DATAIN2, USART2_RTS, USART2_DE,				
			,	UART3_RTS, UART3_DE, SDIO1_D0, EXMC_D10,				
				TRIGSEL_OUT1, TLI_PIXCLK, EVENTOUT				
		54 I/O		Default: PB15				
				Alternate: RTC_REFIN, TIMER0_MCH2, TIMER7_MCH2,				
PB15	54			USARTO_RX, SPI1_MOSI, I2S1_SD, HPDF_CKIN2,				
				UART3_CTS, SDIO1_D1, EXMC_D11, TRIGSEL_OUT5,				
				TLI_G7, EVENTOUT				
				Default: PD8				
PD8	55	I/O		Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0,				
				RSPDIF_CH1, EXMC_D13, EVENTOUT				
		56 I/O		Default: PD9				
PD9	56			Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1,				
				EXMC_D14, EVENTOUT				
DD 40				Default: PD10				
PD10	57	I/O		Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1,				
				EXMC_D15, TLI_B3, EVENTOUT				
				Default: PD11				
PD11	58	I/O		Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0,				
				EXMC_A16, EXMC_CLE, EVENTOUT				
PD12				Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL,				
	59	I/O		CAN2_RX, EDOUT_A, USART2_RTS, USART2_DE,				
	33	1,0		OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE,				
				DCI_D12, EVENTOUT				
				Default: PD13				
PD13	60	I/O		Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA,				
. = .0				CAN2_TX, EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0,				



	LQFP100						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				EXMC_A18, DCI_D13, EVENTOUT			
PD14	61	I/O		Default: PD14 Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2, EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT			
PD15	62	I/O		Default: PD15 Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3, UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT			
PC6	63	I/O		Default: PC6 Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0, HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR, EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0, TLI_HSYNC, EVENTOUT			
PC7	64	I/O		Default: PC7 Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1, HPDF_DATAIN3, I2S2_MCK, USART5_RX, SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7, DCI_D1, TLI_G6, EVENTOUT			
PC8	65	I/O		Default: PC8 Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2, USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1, EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT			
PC9	66	I/O		Default: PC9 Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS, OSPIM_P0_IO0, TLI_G3, SDIO0_D1, DCI_D3, TLI_B2, EVENTOUT			
PA8	67	I/O		Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2, I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX, CMP_MUX_OUT1, TLI_B3, TLI_R6, EVENTOUT			
PA9	68	I/O	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5, EVENTOUT Additional: USBHS0_VBUS			
PA10	69	I/O	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12, USBHS0_ID, MDIO, TLI_B4, DCI_D1, TLI_B1, EVENTOUT			
USBHS0_ DM	70	I/O		Default: USBHS0_DM <sup>(3)</sup>			
USBHS0_ DP	71	I/O		Default: USBHS0_DP <sup>(3)</sup>			
PA13	72	I/O		Default: JTMS, SWDIO, PA13 Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS, I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX, MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4,			



	LQFP100						
		Pin	I/O	-4.1.100			
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
		Турс	LCVCI	EVENTOUT			
VCORE	70	Р		Default: VCORE			
VCORE	73		-				
VSS	74	P _	-	Default: VSS			
VDD	75	Р	-	Default: VDD			
				Default: JTCK, SWCLK, PA14			
DA44	70	1/0		Alternate: TLI_G7, SPI1_SCK, I2S1_CK, UART3_TX,			
PA14	76	I/O		USARTO_RTS, USARTO_DE, SAI1_FS1, CANO_TX,			
				MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5, EVENTOUT			
				Default: JTDI, PA15			
				Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,			
PA15	77	I/O		1280_WS, SPI2_NSS, 1282_WS, SPI5_NSS, 1285_WS,			
FAIS	7.7	1/0		UART3_RTS, UART3_DE, TLI_R3, UART6_TX, MDIO_A0,			
				TRIGSEL_OUTO, TLI_B6, EVENTOUT			
				Default: PC10			
				Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK,			
PC10	78	I/O		I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_I01,			
	. 0	., 0		TLI_B1, MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2,			
				EVENTOUT			
		I/O		Default: PC11			
				Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO,			
PC11	79			USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2,			
				MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4, EVENTOUT			
		I/O		Default: PC12			
PC12	80			Alternate: TRACED3, EXMC_D6, TIMER14_CH0,			
PUIZ	80			SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK,			
				UART4_TX, SDIO0_CK, DCI_D9, TLI_R6, EVENTOUT			
		I/O				Default: PD0	
PD0	81			Alternate: TIMER7_CH2, HPDF_CKIN6, UART3_RX,			
				CAN0_RX, EXMC_D2, TRIGSEL_IN3, TLI_B1, EVENTOUT			
				Default: PD1			
PD1	82	I/O		Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX,			
				EXMC_D3, TRIGSEL_IN6, EVENTOUT			
				Default: PD2			
PD2	83	I/O		Alternate: TRACED2, EXMC_D7, TIMER2_ETI,			
		",		TIMER14_BRKIN0, UART4_RX, TLI_B7, SDIO0_CMD,			
				DCI_D11, TLI_B2, EVENTOUT			
DDC	0.4	1/0		Default: PD3			
PD3	84	I/O		Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK,			
				USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT  Default: PD4			
PD4	85	I/O		Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,			
Γ <i>υ</i> 4	oo	1,0		OSPIM_P0_IO4, EXMC_NOE, EVENTOUT			
				Default: PD5			
PD5	86	I/O		Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,			
		<u> </u>		mioriato. HiviEtti_OHO, OOATTI_TA, OOHIVI_LO_IOO,			



				LQFP100
		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				EXMC_NWE, EVENTOUT
				Default: PD6
				Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,
PD6	87	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0,
				USART1_RX, OSPIM_P0_IO6, SDIO1_CK, EXMC_NWAIT,
				DCI_D10, TLI_B2, EVENTOUT
				Default: PD7
				Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,
PD7	88	I/O		HPDF_CKIN1, USART1_CK, RSPDIF_CH0,
				OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,
				EVENTOUT
				Default: JTDO, PB3
				Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK,
PB3	89	I/O		SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK,
				I2S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4,
				TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT
				Default: NJTRST, PB4
PB4	90	I/O		Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO,
				SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3, UART6_TX, TRIGSEL_OUT6, EVENTOUT
				Default: PB5
				Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5,
		I/O		I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,
PB5	91			SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,
				DCI_D10, UART4_RX, EVENTOUT
				Default: PB6
		2 1/0		Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11,
PB6	92			I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX,
				OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1,
				DCI_D5, UART4_TX, EVENTOUT
				Default: PB7
				Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA,
PB7	93	I/O		I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL,
				EXMC_NADV, DCI_VSYNC, EVENTOUT
				Additional: PVD_IN
воот	94	I/O		Default: BOOT
				Default: PB8
PB8				Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7,
	95	I/O		I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX,
				CAN0_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6,
				EVENTOUT
				Default: PB9
PB9	96	I/O		Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7,
				I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA,



	LQFP100							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7, EVENTOUT				
PE0	97	I/O		Default: PE0 Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0, EXMC_NBL0, DCI_D2, TLI_R0, EVENTOUT				
PE1	98	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6, EVENTOUT				
VSS	99	Р	-	Default: VSS				
VDD	100	Р	-	Default: VDD				

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) USBHS0\_DM and USBHS0\_DP pins can only be used for USBHS.
- (4) PC2\_C and PC3\_C can only be used as analog pins.

### 2.6.3. GD32H757Vx BGA100 pin definitions

Table 2-5. GD32H757Vx BGA100 pin definitions

	BGA100						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
PE2	А3	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, OSPIM_P0_IO2, EXMC_A23, EVENTOUT			
PE3	В3	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT			
PE4	C3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, EXMC_A20, DCI_D4, TLI_B0, EVENTOUT			
PE5	D3	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, EXMC_A21, DCI_D6, TLI_G0, EVENTOUT			
PE6	E3	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1, EVENTOUT			
VSS	C2	Р	-	Default: VSS			
VDD	D2	Р	-	Default: VDD			



				BGA100
Din Nama	D:	Pin	I/O	Formations description
Pin Name	Pins	Type <sup>(1)</sup>	Level(2)	Functions description
VBAT	B2	Р	-	Default: VBAT
				Default: PC13
PC13	A2	I/O		Alternate: EVENTOUT
				Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT
PC14-				Default: PC14
OSC32IN	A1	I/O		Alternate: EVENTOUT
USUSZIN				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	B1	I/O		Alternate: EVENTOUT
Т				Additional: OSC32OUT
DUIO				Default: PH0
PH0-	C1	I/O		Alternate: EVENTOUT
OSCIN				Additional: OSCIN
DUIA				Default: PH1
PH1-	D1	I/O		Alternate: EVENTOUT
OSCOUT				Additional: OSCOUT
NRST	E1	-	-	Default: NRST
				Default: PC0
				Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4,
DOO	<b>-</b> 4	.,,		TIMER40_CH0, SAI1_FS1, EXMC_A25,
PC0	F1	I/O		USBHS0_ULPI_STP, TLI_G2, EXMC_SDNWE,
				TRIGSEL_IN8, TLI_R5, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
		F2 I/O		Alternate: TRACED0, SAI0_DAT0, HPDF_DATAIN0,
PC1	E2			HPDF_CKIN4, SPI1_MOSI, I2S1_SD, SAI0_SD0,
101	12			TIMER40_MCH0, SDIO1_CK, OSPIM_P0_IO4, ETH0_MDC,
				MDC, TRIGSEL_IN9, TLI_G5, EVENTOUT
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5
PC2_C	E2	I/O		Default: PC2_C <sup>(4)</sup>
		.,,		Additional: ADC2_IN0
PC3_C	F3	I/O		Default: PC3_C <sup>(4)</sup>
				Additional: ADC2_IN1
VDD	K1	Р	-	Default: VDD
VSS	J1	Р	-	Default: VSS
VSSA	G1	Р	-	Default: VSSA
VDDA	H1	Р	-	Default: VDDA
				Default: PA0
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
DAG	00	1/0		TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,
PA0	G2	I/O		OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,
				SAI1_SD1, EXMC_A19, TRIGSEL_IN0, EVENTOUT
				Additional: ADC0_IN16, WKUP0
PA1	H2	I/O		Default: PA1



				BGA100
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
		Туре	Level	Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0, USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3, SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1, TLI_R2, EVENTOUT Additional: ADC0_IN17
PA2	J2	I/O		Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0, OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO, MDIO, TRIGSEL_IN7 , TLI_R1, EVENTOUT Additional: ADC01_IN14, WKUP1
PA3	K2	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1, I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2, USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4, TLI_B5, EVENTOUT Additional: ADC01_IN15
VDD	F4	Р	-	Default: VDD
PA4	G3	I/O		Default: PA4 Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8, DCI_HSYNC, TLI_VSYNC, EVENTOUT Additional: ADC01_IN18, DAC0_OUT0
PA5	НЗ	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0, SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK, USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4, EVENTOUT Additional: ADC01_IN19, DAC0_OUT1
PA6	J3	I/O		Default: PA6 Alternate: TIMER0_BRKIN0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3, SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK, TLI_G2, EVENTOUT Additional: ADC01_IN3
PA7	КЗ	I/O		Default: PA7 Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0, SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD, OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE, TRIGSEL_IN5, TLI_VSYNC, EVENTOUT Additional: ADC01_IN7
PC4	G4	I/O		Default: PC4 Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2, I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN, ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7, EVENTOUT



				BGA100
- · · ·		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level(2)	Functions description
				Additional: ADC01_IN4, CMP0_IM7
				Default: PC5
				Alternate: PMU_SLEEP, SAI0_DAT2, HPDF_DATAIN2,
PC5	H4	I/O		TIMER41_MCH0, RSPDIF_CH3, ETH0_RMII_RXD1,
				EXMC_SDCKE0, CMP0_OUT, TLI_DE, EVENTOUT
				Additional: ADC01_IN8
				Default: PB0
				Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1,
PB0	J4	I/O		OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3,
				USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1, EVENTOUT
				Additional: ADC01_IN9, CMP0_IP0
				Default: PB1
				Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2,
				OSPIM P0 IO0, HPDF DATAIN1, TLI R6,
PB1	K4	I/O		USBHS0 ULPI D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0,
				EVENTOUT
				Additional: ADC01_IN5, CMP0_IM6
				Default: PB2
				Alternate: RTC_OUT, SAI0_DAT0, EXMC_D10,
PB2	G5	I/O		HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD,
, 52	00	.,, 0		OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI,
				EVENTOUT
				Additional: CMP0_IP1
VDD	F5	Р	-	Default: VDD
				Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX,
PE7	H5	I/O		OSPIM PO IO4, EXMC D4, EVENTOUT
				Additional: CMP1_IM7
				Default: PE8
PE8	J5	I/O		Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX,
				OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT
				Default: PE9
				Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2,
PE9	K5	I/O		UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6,
				EVENTOUT
				Additional: CMP1_IP0
				Default: PE10
PE10	G6	I/O		Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3,
				UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT
				Additional: CMP1_IM6
				Default: PE11  Alternate: TIMERO CH1 HPDE CKINA SDI3 NSS
PE11	H6	I/O		Alternate: TIMER0_CH1, HPDF_CKIN4, SPI3_NSS, SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3,
				EVENTOUT



				BGA100
Pin Name	Pins	Pin	I/O	Functions description
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	Additional CMP4 IP4
				Additional: CMP1_IP1 Default: PE12
PE12	J6	I/O		Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK,
PEIZ	Jo	1/0		SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4, EVENTOUT
				Default: PE13
PE13	K6	I/O		Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO,
1 210	110	1/0		SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE, EVENTOUT
				Default: PE14
PE14	G7	I/O		Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1,
				EXMC_D11, TLI_PIXCLK, EVENTOUT
				Default: PE15
PE15	H7	I/O		Alternate: TIMER0_BRKIN0, TLI_HSYNC, EXMC_D12,
				CMP_MUX_OUT4, TLI_R7, EVENTOUT
				Default: PB10
PB10	J7	I/O		Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,
FBIO	37	1/0		HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN,
				USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4, EVENTOUT
				Default: PB11
PB11	K7	I/O		Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7,
1511	107	.,,		USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN,
				TLI_G5, EVENTOUT
VCORE	F8	Р	-	Default: VCORE
				Default: PB12
DD 40	140		5) (T	Alternate: TIMERO_BRKINO, I2C1_SMBA, SPI1_NSS,
PB12	K8	I/O	5VT	I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX,
				USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0, CMP_MUX_OUT2, UART4_RX, EVENTOUT
				Default: PB13
				Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2,
PB13	J8	I/O	5VT	SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS,
1 510	00	1/0	011	CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1,
				SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT
				Default: PB14
				Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX,
PB14	H10	I/O		SPI1_MISO, HPDF_DATAIN2, USART2_RTS, USART2_DE,
				UART3_RTS, UART3_DE, SDIO1_D0, EXMC_D10,
				TRIGSEL_OUT1, TLI_PIXCLK, EVENTOUT
				Default: PB15
				Alternate: RTC_REFIN, TIMER0_MCH2, TIMER7_MCH2,
PB15	G10	I/O		USART0_RX, SPI1_MOSI, I2S1_SD, HPDF_CKIN2,
				UART3_CTS, SDIO1_D1, EXMC_D11, TRIGSEL_OUT5,
				TLI_G7, EVENTOUT
	,			Default: PD8
PD8	K9	I/O		Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0,
				RSPDIF_CH1, EXMC_D13, EVENTOUT



				BGA100
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
PD9	J9	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1, EXMC_D14, EVENTOUT
PD10	H9	I/O		Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3, EVENTOUT
PD11	G9	I/O		Default: PD11 Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0, EXMC_A16, EXMC_CLE, EVENTOUT
PD12	K10	I/O		Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL, CAN2_RX, EDOUT_A, USART2_RTS, USART2_DE, OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE, DCI_D12, EVENTOUT
PD13	J10	I/O		Default: PD13 Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA, CAN2_TX, EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0, EXMC_A18, DCI_D13, EVENTOUT
PD14	Н8	I/O		Default: PD14 Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2, EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT
PD15	G8	I/O		Default: PD15 Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3, UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT
VDD33US B	F6	Р	-	Default: VDD33USB
PC6	F10	I/O		Default: PC6 Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0, HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR, EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0, TLI_HSYNC, EVENTOUT
PC7	E10	I/O		Default: PC7 Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1, HPDF_DATAIN3, I2S2_MCK, USART5_RX, SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7, DCI_D1, TLI_G6, EVENTOUT
PC8	F9	I/O		Default: PC8 Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2, USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1, EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT
PC9	E9	I/O		Default: PC9 Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS, OSPIM_P0_IO0, TLI_G3, SDIO0_D1, DCI_D3, TLI_B2,



				BGA100
		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				EVENTOUT
				Default: PA8
PA8	D9	I/O		Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2, I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX, CMP_MUX_OUT1, TLI_B3, TLI_R6, EVENTOUT
PA9	C9	I/O	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5, EVENTOUT Additional: USBHS0_VBUS
PA10	D10	I/O	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12, USBHS0_ID, MDIO, TLI_B4, DCI_D1, TLI_B1, EVENTOUT
USBHS0_ DM	C10	I/O		Default: USBHS0_DM <sup>(3)</sup>
USBHS0_ DP	B10	I/O		Default: USBHS0_DP <sup>(3)</sup>
PA13	A10	I/O		Default: JTMS, SWDIO, PA13 Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS, I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX, MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4, EVENTOUT
VCORE	E7	Р	-	Default: VCORE
VSS	E5	Р	-	Default: VSS
PA14	A9	I/O		Default: JTCK, SWCLK, PA14 Alternate: TLI_G7, SPI1_SCK, I2S1_CK, UART3_TX, USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX, MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5, EVENTOUT
PA15	A8	I/O		Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS, UART3_RTS, UART3_DE, TLI_R3, UART6_TX, MDIO_A0, TRIGSEL_OUT0, TLI_B6, EVENTOUT
PC10	В9	I/O		Default: PC10 Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1, TLI_B1, MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2, EVENTOUT
PC11	В8	I/O		Default: PC11 Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO, USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2, MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4, EVENTOUT
PC12	C8	I/O		Default: PC12



				BGA100
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Alternate: TRACED3, EXMC_D6, TIMER14_CH0, SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO0_CK, DCI_D9, TLI_R6, EVENTOUT
PD0	D8	I/O		Default: PD0 Alternate: TIMER7_CH2, HPDF_CKIN6, UART3_RX, CAN0_RX, EXMC_D2, TRIGSEL_IN3, TLI_B1, EVENTOUT
PD1	E8	I/O		Default: PD1 Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX, EXMC_D3, TRIGSEL_IN6, EVENTOUT
PD2	В7	I/O		Default: PD2 Alternate: TRACED2, EXMC_D7, TIMER2_ETI, TIMER14_BRKIN0, UART4_RX, TLI_B7, SDIO0_CMD, DCI_D11, TLI_B2, EVENTOUT
PD3	C7	I/O		Default: PD3 Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7, EVENTOUT
PD4	D7	I/O		Default: PD4 Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE, OSPIM_P0_IO4, EXMC_NOE, EVENTOUT
PD5	В6	I/O		Default: PD5 Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5, EXMC_NWE, EVENTOUT
PD6	C6	I/O		Default: PD6 Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4, HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0, USART1_RX, OSPIM_P0_IO6, SDIO1_CK, EXMC_NWAIT, DCI_D10, TLI_B2, EVENTOUT
PD7	D6	I/O		Default: PD7 Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD, HPDF_CKIN1, USART1_CK, RSPDIF_CH0, OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE, EVENTOUT
VSS	E6	Р	-	Default: VSS
PB3	A7	I/O		Default: JTDO, PB3  Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK, SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK, I2S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4, TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT
PB4	A6	I/O		Default: NJTRST, PB4 Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO, SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3, UART6_TX, TRIGSEL_OUT6, EVENTOUT
PB5	C5	I/O		Default: PB5 Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5,



				BGA100
Pin Name	Pins	Pin	I/O	Eupotiono description
Pin Name	Pilis	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,
				SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,
				DCI_D10, UART4_RX, EVENTOUT
				Default: PB6
				Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11,
PB6	B5	I/O		I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX,
				OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1,
				DCI_D5, UART4_TX, EVENTOUT
				Default: PB7
				Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA,
PB7	A5	I/O		I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL,
				EXMC_NADV, DCI_VSYNC, EVENTOUT
				Additional: PVD_IN
BOOT	D5	I/O		Default: BOOT
				Default: PB8
				Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7,
PB8	B4	I/O		I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX,
				CAN0_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6,
				EVENTOUT
				Default: PB9
				Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7,
PB9	A4	I/O		I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA,
				SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5,
				I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7, EVENTOUT
				Default: PE0
PE0	D4	I/O		Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0,
				EXMC_NBL0, DCI_D2, TLI_R0, EVENTOUT
				Default: PE1
PE1	C4	I/O		Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6,
				EVENTOUT
VSS	E4	Р	-	Default: VSS
PDR_ON	F7	Р	-	Default: PDR_ON <sup>(5)</sup>

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) USBHS0\_DM and USBH0\_DP pins can only be used for USBHS.
- (4) PC2\_C and PC3\_C can only be used as analog pins.
- (5) PDR\_ON pin should be pulled up to V<sub>DD</sub>, refer to <u>Figure 4-2. Recommended PDR\_ON</u> <u>pin circuit<sup>(1)</sup></u>.



# 2.6.4. GD32H757xx pin alternate functions

Table 2-6. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_CH0 /TIMER1_ETI		TIMER7_E TI	TIMER14_ BRKIN0	SPI5_N SS/I2S5 _WS	OSPIM_P0_I O6	USART1_ CTS	UART3_T X	SDIO1_C MD	SAI1_SD1		EXMC_A 19	TRIGSEL_ IN0		EVENTOUT
PA1		TIMER1_CH1	TIMER4_ CH1		TIMER14_ MCH0			USART1_ RTS/USA RT1_DE	UART3_R X	OSPIM_P 0_IO3	SAI1_MCL K1	ETH0_RMII _REF_CLK		TRIGSEL_ IN1	TLI_R2	EVENTOUT
PA2		TIMER1_CH2	TIMER4_ CH2		TIMER14_ CH0		OSPIM_P0_I O0	USART1_ TX	SAI1_SCK 1			ETH0_MDIO	MDIO	TRIGSEL_ IN7	TLI_R1	EVENTOUT
PA3		TIMER1_CH3	TIMER4_ CH3		TIMER14_ CH1	I2S5_M CK	OSPIM_P0_I O2	USART1_ RX		TLI_B2	USBHS0_ ULPI_D0		OSPIM_ P0_SCK	TRIGSEL_ IN4	TLI_B5	EVENTOUT
PA4			TIMER4_ ETI			SPI0_N SS/I2S0 _WS	SPI2_NSS/I2 S2_WS	USART1_ CK	SPI5_NSS /I2S5_WS				EXMC_D 8	DCI_HSY NC	TLI_VS YNC	EVENTOUT
PA5		TIMER1_CH0 /TIMER1_ETI		TIMER7_ MCH0		SPI0_S CK/I2S0 _CK			SPI5_SCK /I2S5_CK		USBHS0_ ULPI_CK	MDIO_A0	EXMC_D		TLI_R4	EVENTOUT
PA6		TIMER0_BR KIN0	TIMER2_ CH0	TIMER7_B RKIN0		SPI0_MI SO	OSPIM_P0_I O3		SPI5_MIS O		CMP_MU X_OUT0	MDIO_MDC		DCI_PIXC LK	TLI_G2	EVENTOUT
PA7		TIMER0_MC H0	TIMER2_ CH1	TIMER7_ MCH0		SPI0_M OSI/I2S 0_SD			SPI5_MO SI/I2S5_S D		OSPIM_P 0_IO2	ETH0_RMII _CRS_DV	EXMC_S DNWE	TRIGSEL_ IN5	TLI_VS YNC	EVENTOUT
PA8	CK_OUT 0	TIMER0_CH0		TIMER7_B RKIN2	I2C2_SCL			USART0_ CK			USBHS0_ SOF	UART6_RX	CMP_M UX_OUT 1	TLI_B3	TLI_R6	EVENTOUT
PA9		TIMER0_CH1			I2C2_SMB A	SPI1_S CK/I2S1 _CK		USARTO_ TX		TRIGSEL_ IN13				DCI_D0	TLI_R5	EVENTOUT
PA10		TIMER0_CH2						USART0_ RX			USBHS0_I D	MDIO	TLI_B4	DCI_D1	TLI_B1	EVENTOUT
PA13	JTMS/S WDIO	TIMER0_BR KIN1		TIMER7_B RKIN1		SPI1_N SS/I2S1 _WS	UART3_RX	USART0_ CTS		CAN0_RX		MDIO_A3	EXMC_I NT	TRIGSEL_ IN10	TLI_R4	EVENTOUT
PA14	JTCK/S WCLK				TLI_G7	SPI1_S CK/I2S1 _CK	UART3_TX	USART0_ RTS/USA RT0_DE	SAI1_FS1	CAN0_TX		MDIO_A4	TIMER0_ BRKIN2	TRIGSEL_ IN11	TLI_R5	EVENTOUT






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA15	JTDI	TIMER1_CH0 /TIMER1_ETI				SPI0_N SS/I2S0 _WS	SPI2_NSS/I2 S2_WS	SPI5_NSS /I2S5_WS	UART3_R TS/UART3 _DE	TLI_R3		UART6_TX	MDIO_A	TRIGSEL_ OUT0	TLI_B6	EVENTOUT

### Table 2-7. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_ MCH1	TIMER2_C H2	TIMER7_ MCH1	OSPIM_P 0_IO1		HPDF_CK OUT		UART3_ CTS	TLI_R3	USBHS0_ ULPI_D1		MDIO_A 1	TRIGSEL_ OUT3	TLI_G1	EVENTOUT
PB1		TIMER0_ MCH2	TIMER2_C H3	TIMER7_ MCH2	OSPIM_P 0_IO0		HPDF_DA TAIN1			TLI_R6	USBHS0_ ULPI_D2		MDIO_A 2	TRIGSEL_ OUT4	TLI_G0	EVENTOUT
PB2	RTC_OUT	SAI2_DAT 0 <sup>(1)</sup>	SAI0_DAT 0	EXMC_D1 0	HPDF_CKI N1		SAI0_SD0	SPI2_MOSI /I2S2_SD	SAI2_SD 0 <sup>(1)</sup>	OSPIM_P 0_SCK		EXMC_NCE	MDIO_A	TIMER22_ ETI		EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C H1	TLI_PIXCL K			_	SPI2_SCK /I2S2_CK		SPI5_SC K/I2S5_C K	SDIO1_D2	CTC_SYN C	UART6_RX	MDIO_A 4	TRIGSEL_ OUT7	TIMER2 3_ETI	EVENTOUT
PB4	NJTRST	TIMER15_ BRKIN0	TIMER2_C H0			SPI0_MIS O	SPI2_MIS O	SPI1_NSS/I 2S1_WS	SPI5_MI SO	SDIO1_D3		UART6_TX		TRIGSEL_ OUT6		EVENTOUT
PB5		TIMER16_ BRKIN0	TIMER2_C H1	TLI_B5	I2C0_SMB A	SPI0_MO SI/ I2S0_SD	I2C3_SMB A	SPI2_MOSI /I2S2_SD	SPI5_MO SI/I2S5_ SD	CAN1_RX	USBHS0_ ULPI_D7	ETH0_PPS_ OUT	EXMC_S DCKE1	DCI_D10	UART4_ RX	EVENTOUT
PB6		TIMER15_ MCH0	TIMER3_C H0	EXMC_D1 1	I2C0_SCL		I2C3_SCL	USART0_T X		CAN1_TX	OSPIM_P 0_CSN	HPDF_DAT AIN5	EXMC_S DNE1	DCI_D5	UART4_ TX	EVENTOUT
PB7		TIMER16_ MCH0	TIMER3_C H1		I2C0_SDA		I2C3_SDA	USART0_R X				HPDF_CKIN 5	EXMC_N L/EXMC _NADV,	DCI_VSY NC		EVENTOUT
PB8		TIMER15_ CH0	TIMER3_C H2	HPDF_CKI N7	I2C0_SCL		I2C3_SCL	SDIO0_CKI N	UART3_ RX	CAN0_RX	SDIO1_D4		SDIO0_ D4	DCI_D6	TLI_B6	EVENTOUT
PB9		TIMER16_ CH0	TIMER3_C H3	HPDF_DA TAIN7	I2C0_SDA	SPI1_NSS /I2S1_WS	I2C3_SDA	SDIO0_CM DDIR	UART3_T X	CAN0_TX	SDIO1_D5	I2C3_SMBA	SDIO0_ D5	DCI_D7	TLI_B7	EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK	HPDF_DA TAIN7	USART2_T X		OSPIM_P 0_CSN	USBHS0_ ULPI_D3			TRIGSEL_ OUT2	TLI_G4	EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA		HPDF_CKI N7	USART2_R X			USBHS0_ ULPI_D4	ETH0_RMII _TX_EN			TLI_G5	EVENTOUT
PB12		TIMER0_B RKIN0			I2C1_SMB A	SPI1_NSS /I2S1_WS	HPDF_DA TAIN1	USART2_C K		CAN1_RX	USBHS0_ ULPI_D5	ETH0_RMII _TXD0	OSPIM_ P0_IO0	CMP_MU X_OUT2	UART4_ RX	EVENTOUT
PB13	RTC_REFI N	TIMER0_ MCH0			OSPIM_P 0_IO2	SPI1_SCK /I2S1_CK	HPDF_CKI N1	USART2_C TS		CAN1_TX	USBHS0_ ULPI_D6	ETH0_RMII _TXD1	SDIO0_ D0	DCI_D2	UART4_ TX	EVENTOUT
PB14		TIMER0_ MCH1		TIMER7_ MCH1	USARTO_ TX	SPI1_MIS O	HPDF_DA TAIN2	USART2_R TS/USART 2_DE		SDIO1_D0			EXMC_D 10	TRIGSEL_ OUT1	TLI_CL K	EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB15	RTC_REFI N	TIMER0_ MCH2		TIMER7_ MCH2	USARTO_ RX	SPI1_MO SI/I2S1_S D	IHPI)E (.KII		UART3_ CTS	SDIO1_D1			EXMC_D 11	TRIGSEL_ OUT5	TLI_G7	EVENTOUT

## Table 2-8. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0		EXMC_D 12		HPDF_CKI N0			HPDF_DA TAIN4	TIMER40_C H0	SAI1_FS 1	EXMC_A25	USBHS0_U LPI_STP	TLI_G2	EXMC_SD NWE	TRIGSE L_IN8	TLI_R5	EVENTOUT
PC1	TRACED 0	SAI2_DA T0 <sup>(1)</sup>	SAI0_DAT0	HPDF_DAT AIN0	HPDF_CKI N4	SPI1_MOSI /I2S1_SD	SAI0_SD0	TIMER40_ MCH0	SAI2_SD 0 <sup>(1)</sup>	SDIO1_CK	OSPIM_P0 _IO4	ETH0_MD C	MDC	TRIGSE L_IN9	TLI_G5	EVENTOUT
PC4	PMU_DE EPSLEE P	EXMC_A 22		HPDF_CKI N2		I2S0_MCK		TIMER41_C H0		RSPDIF_C H2	SDIO1_CKI N	ETH0_RMII _RXD0	EXMC_SD NE0		TLI_R7	EVENTOUT
PC5	PMU_SL EEP	SAI2_DA T2 <sup>(1)</sup>	SAI0_DAT2	HPDF_DAT AIN2				TIMER41_ MCH0		RSPDIF_C H3		ETH0_RMII _RXD1	EXMC_SD CKE0	CMP0_ OUT	TLI_DE	EVENTOUT
PC6		TIMER0_ BRKIN1	TIMER2_C H0	TIMER7_C H0	HPDF_CKI N3	I2S1_MCK		USART5_T X	SDIO0_D AT0DIR	EXMC_NW AIT	SDIO1_D6		SDIO0_D6	DCI_D0	TLI_HS YNC	EVENTOUT
PC7		TIMER0_ CH3	TIMER2_C H1	TIMER7_C H1	HPDF_DAT AIN3		I2S2_MCK	USART5_R X	SDIO0_D AT123DI R	EXMC_NE 0	SDIO1_D7		SDIO0_D7	DCI_D1	TLI_G6	EVENTOUT
PC8	TRACED 1		TIMER2_C H2	TIMER7_C H2				USART5_C K	UART4_ RTS/UA RT4_DE	EXMC_NE 1	EXMC_INT		SDIO0_D0	DCI_D2		EVENTOUT
PC9	CK_OUT 1	TIMER0_ MCH3	TIMER2_C H3	TIMER7_C H3	I2C2_SDA	I2S_CKIN			UART4_ CTS	OSPIM_P0 _IO0	TLI_G3		SDIO0_D1	DCI_D3	TLI_B2	EVENTOUT
PC10		TIMER0_ CH3		HPDF_CKI N5			SPI2_SCK/ I2S2_CK	USART2_T X	UART3_ TX	OSPIM_P0 _IO1	TLI_B1	MDIO_A1	SDIO0_D2	DCI_D8	TLI_R2	EVENTOUT
PC11		TIMER0_ ETI		HPDF_DAT AIN5			0	USART2_R X	RX	OSPIM_P0 _CSN	EXMC_NB L2	MDIO_A2	SDIO0_D3	DCI_D4	TLI_B4	EVENTOUT
PC12	TRACED 3	EXMC_D 6	TIMER14_ CH0				SPI2_MOS I/I2S2_SD	USART2_C K	UART4_ TX				SDIO0_CK	DCI_D9	TLI_R6	EVENTOUT
PC13																EVENTOUT
PC14																EVENTOUT
PC15																EVENTOUT



Table 2-9. Port D alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0			TIMER7_C H2	HPDF_CKI N6					UART3_R X	CAN0_R X			EXMC_D2	TRIGSEL_ IN3	TLI_B1	EVENTOUT
PD1				HPDF_DA TAIN6					UART3_T X	CAN0_T X			EXMC_D3	TRIGSEL_ IN6		EVENTOUT
PD2	TRACED2	EXMC_D 7	TIMER2_E TI		TIMER14 _BRKIN0				UART4_R X	TLI_B7			SDIO0_CMD	DCI_D11	TLI_B2	EVENTOUT
PD3				HPDF_CK OUT		SPI1_SCK/ I2S1_CK		USART1_ CTS					EXMC_CLK	DCI_D5	TLI_G7	EVENTOUT
PD4				TIMER7_ MCH3				USART1_ RTS/USA RT1_DE			OSPIM_P0 _IO4		EXMC_NOE			EVENTOUT
PD5				TIMER7_C H3				USART1_ TX			OSPIM_P0 _IO5		EXMC_NWE			EVENTOUT
PD6		SAI1_DA T0	SAI0_DAT0	HPDF_CKI N4	HPDF_D ATAIN1	SPI2_MOSI /I2S2_SD	SAI0_SD0	USART1_ RX	SAI2_SD0		OSPIM_P0 _IO6	SDIO1_C K	EXMC_NWAI T	DCI_D10	TLI_B2	EVENTOUT
PD7				HPDF_DA TAIN4		SPI0_MOSI /I2S0_SD	HPDF_CKI N1	USART1_ CK		RSPDIF_ CH0	OSPIM_P0 _IO7	SDIO1_C MD	EXMC_NE0/ EXMC_NCE			EVENTOUT
PD8				HPDF_CKI N3				USART2_ TX	SAI1_CLK 0	RSPDIF_ CH1			EXMC_D13			EVENTOUT
PD9				HPDF_DA TAIN3				USART2_ RX	SAI1_CLK 1				EXMC_D14			EVENTOUT
PD10				HPDF_CK OUT				USART2_ CK	SAI1_DAT 1				EXMC_D15		TLI_B3	EVENTOUT
PD11	TIMER40_ CH1			TIMER7_ MCH3	I2C3_SM BA			USART2_ CTS	SAI1_DAT 2	OSPIM_ P0_IO0	SAI1_SD0		EXMC_A16/ EXMC_CLE			EVENTOUT
PD12	TIMER41_ CH1		TIMER3_C H0		I2C3_SC L	CAN2_RX	EDOUT_A	USART2_ RTS/USA RT2_DE		OSPIM_ P0_IO1	SAI1_FS0		EXMC_A17/ EXMC_ALE	DCI_D12		EVENTOUT
PD13	TIMER42_ CH1		TIMER3_C H1		I2C3_SD A	CAN2_TX	EDOUT_B			OSPIM_ P0_IO3	SAI1_SCK 0		EXMC_A18	DCI_D13		EVENTOUT
PD14	TIMER43_ CH1		TIMER3_C H2			SPI3_IO2	EDOUT_Z		UART7_C TS				EXMC_D0			EVENTOUT
PD15	TIMER44_ CH1		TIMER3_C H3			SPI3_IO3			UART7_R TS/UART7 _DE				EXMC_D1			EVENTOUT



Table 2-10. Port E alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER3_E TI						UART7_R X		SAI1_MCL K0		EXMC_NB L0	DCI_D2	TLI_R0	EVENTOUT
PE1									UART7_T X				EXMC_NB L1	DCI_D3	TLI_R6	EVENTOUT
PE2	TRACECK		SAI0_CLK0			SPI3_SC K	SAI0_MCL K0		SAI2_MCL K0 <sup>(1)</sup>	OSPIM_ P0_IO2	SAI2_CLK0		EXMC_A23			EVENTOUT
PE3	TRACED0				TIMER14_ BRKIN0		SAI0_SD1		SAI2_SD1				EXMC_A19	DCI_PIX CLK		EVENTOUT
PE4	TRACED1	TIMER0_ BRKIN1	SAI0_DAT1	HPDF_DAT AIN3	TIMER14_ MCH0	SPI3_NS S	SAI0_FS0		SAI2_FS0		SAI2_DAT1		EXMC_A20	DCI_D4	TLI_B0	EVENTOUT
PE5	TRACED2		SAI0_CLK1	HPDF_CKI N3	TIMER14_ CH0	SPI3_MI SO	SAI0_SCK 0		SAI2_SCK 0 <sup>(1)</sup>		SAI2_CLK1		EXMC_A21	DCI_D6	TLI_G0	EVENTOUT
PE6	TRACED3	TIMER0_ BRKIN2	SAI0_DAT0		TIMER14_ CH1	SPI3_MO SI	SAI0_SD0		SAI2_SD0	SAI2_DA T0	SAI1_MCL K1	CMP_MUX _OUT3	EXMC_A22	DCI_D7	TLI_G1	EVENTOUT
PE7		TIMER0_ ETI		HPDF_DAT AIN2				UART6_R X			OSPIM_P0 _IO4		EXMC_D4			EVENTOUT
PE8		TIMER0_ MCH0		HPDF_CKI N2				UART6_T X			OSPIM_P0 _IO5		EXMC_D5	CMP1_O UT		EVENTOUT
PE9		TIMER0_ CH0		HPDF_CK OUT		SPI3_IO2		UART6_R TS/UART 6_DE			OSPIM_P0 _IO6		EXMC_D6			EVENTOUT
PE10		TIMER0_ MCH1		HPDF_DAT AIN4		SPI3_IO3		UART6_C TS			OSPIM_P0 _IO7		EXMC_D7			EVENTOUT
PE11		TIMER0_ CH1		HPDF_CKI N4		SPI3_NS S					SAI1_SD1	OSPIM_P0 _CSN	EXMC_D8		TLI_G3	EVENTOUT
PE12		TIMER0_ MCH2		HPDF_DAT AIN5		SPI3_SC K					SAI1_SCK 1		EXMC_D9	UI	TLI_B4	EVENTOUT
PE13		TIMER0_ CH2		HPDF_CKI N5		SPI3_MI SO					SAI1_FS1		EXMC_D10	CMP1_O UT	TLI_DE	EVENTOUT
PE14		TIMER0_ CH3				SPI3_MO SI					SAI1_MCL K1		EXMC_D11		TLI_PIXC LK	EVENTOUT
PE15		TIMER0_ BRKIN0									TLI_HSYN C		EXMC_D12	CMP_MU X_OUT4	TLI_R7	EVENTOUT



Table 2-11. Port F alternate functions summary

			it i aitoii	late ranc	tions su	iiiiiai y		1								
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0					I2C1_SDA	USBHS0_ ULPI_D4				OSPIM_P 1_IO0			EXMC_A0	TIMER22_ CH0		EVENTOUT
PF1					I2C1_SCL	USBHS0_ ULPI_D5				OSPIM_P 1_IO1			EXMC_A1	TIMER22_ CH1		EVENTOUT
PF2					I2C1_SMB A	USBHS0_ ULPI_D6				OSPIM_P 1_IO2			EXMC_A2	TIMER22_ CH2		EVENTOUT
PF3										OSPIM_P 1_IO3			EXMC_A3	TIMER22_ CH3		EVENTOUT
PF4		TIMER0_ MCH1		TIMER7_ MCH1	USARTO_ TX		HPDF_DA TAIN2	USART2_ RTS/USA RT2_DE	UART3_R TS/UART3 _DE	OSPIM_P 1_SCK	SDIO1_D 0		EXMC_A4	TRIGSEL_ OUT1	TLI_PIX CLK	EVENTOUT
PF5		TIMER0_ MCH2,		TIMER7_ MCH2	USART0_ RX		HPDF_CKI N2		UART3_C TS		SDIO1_D 1		EXMC_A5	TRIGSEL_ OUT5	TLI_G7	EVENTOUT
PF6		TIMER15_ CH0	CAN2_RX			SPI4_NSS	SAI0_SD1	UART6_R X	SAI2_SD1		OSPIM_P 0_IO3		EXMC_D2 4	TIMER22_ CH0		EVENTOUT
PF7		TIMER16_ CH0	CAN2_TX			SPI4_SCK	SAI0_MCL K1	UART6_T X	SAI2_MCL K1		OSPIM_P 0_IO2		EXMC_D2 5	TIMER22_ CH1		EVENTOUT
PF8		TIMER15_ MCH0				SPI4_MIS O	SAI0_SCK 1	UART6_R TS/UART6 _DE			OSPIM_P 0_IO0		EXMC_D2 6	TIMER22_ CH2		EVENTOUT
PF9		TIMER16_ MCH0				SPI4_MO SI	SAI0_FS1	UART6_C TS	SAI2_FS1		OSPIM_P 0_IO1		EXMC_D2 7	TIMER22_ CH3		EVENTOUT
PF10		TIMER15_ BRKIN0	SAI0_DAT 2							OSPIM_P 0_SCK	SAI2_DA T2			DCI_D11	TLI_DE	EVENTOUT
PF11						SPI4_MO SI					SAI1_SD 1		EXMC_SD NRAS	DCI_D12	TIMER2 3_CH0	EVENTOUT
PF12													EXMC_A6		TIMER2 3_CH1	EVENTOUT
PF13				HPDF_DA TAIN6	I2C3_SMB A								EXMC_A7		TIMER2 3_CH2	EVENTOUT
PF14				HPDF_CKI N6	I2C3_SCL	SPI4_IO2							EXMC_A8		TIMER2 3_CH3	EVENTOUT
PF15					I2C3_SDA	SPI4_IO3							EXMC_A9			EVENTOUT



Table 2-12. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0					TIMER31_ CH0					OSPIM_P 1_IO4			EXMC_A1 0			EVENTOUT
PG1					TIMER31_ CH1					OSPIM_P 1_IO5			EXMC_A1 1			EVENTOUT
PG2		TIMER0_B RKIN1		TIMER7_B RKIN0	TIMER31_ CH2	SPI1_MISO						CMP_MU X_OUT5	EXMC_A1 2		TIMER23 _ETI	EVENTOUT
PG3				TIMER7_B RKIN2	TIMER31_ CH3	SPI1_MOSI /I2S1_SD						CMP_MU X_OUT6	EXMC_A1 3	TIMER22 _ETI		EVENTOUT
PG4		TIMER0_B RKIN2		TIMER7_B RKIN1	TIMER31_ ETI							CMP_MU X_OUT7	EXMC_A1 4			EVENTOUT
PG5		TIMER0_E TI			TIMER30_ CH0								EXMC_A1 5			EVENTOUT
PG6		TIMER16_ BRKIN0			TIMER30_ CH1						OSPIM_P 0_CSN		EXMC_NE 2	DCI_D12	TLI_R7	EVENTOUT
PG7		EXMC_D2 8			TIMER30_ CH2		SAI0_MCL K0	USART5_ CK					EXMC_INT	DCI_D13	TLI_PIXC LK	EVENTOUT
PG8				TIMER7_E TI	TIMER30_ CH3	SPI5_NSS/ I2S5_WS		USART5_ RTS/USA RT5_DE	RSPDIF_C H2			_	EXMC_SD CLK		TLI_G7	EVENTOUT
PG9		EXMC_D3 0	CAN2_T X	TIMER7_B RKIN1	TIMER30_ ETI	SPI0_MISO		USART5_ RX	RSPDIF_C H3	OSPIM_P 0_IO6	SAI1_FS1	SDIO1_D 0	EXMC_NE 1	DCI_VSY NC		EVENTOUT
PG10		EXMC_D3 1	CAN2_R X	OSPIM_P1 _IO6		SPI0_NSS/ I2S0_WS				TLI_G3	SAI1_SD1	SDIO1_D 1	EXMC_NE 2	DCI_D2	TLI_B2	EVENTOUT
PG11			EXMC_ D29			SPI0_SCK/ I2S0_CK			RSPDIF_C H0	OSPIM_P 1_IO7	SDIO1_D2	ETH0_RM II_TX_EN		DCI_D3	TLI_B3	EVENTOUT
PG12				OSPIM_P1 _CSN		SPI5_MISO		USART5_ RTS/USA RT5_DE		TLI_B4	SDIO1_D3	ETH0_RM II_TXD1	EXMC_NE 3	TIMER22 _CH0	TLI_B1	EVENTOUT
PG13	TRACED0					SPI5_SCK/ I2S5_CK		USART5_ CTS	TIMER44_ CH0		SDIO1_D6	/ETH0_R MII_TXD0	EXMC_A2 4	TIMER22 _CH1	TLI_R0	EVENTOUT
PG14	TRACED1					SPI5_MOSI /I2S5_SD		USART5_ TX	TIMER44_ MCH0	OSPIM_P 0_IO7	SDIO1_D7	ETH0_RM II_TXD1	EXMC_A2 5	TIMER22 _CH2	TLI_B0	EVENTOUT
PG15								USART5_ CTS	TIMER44_ BRKIN0				EXMC_SD NCAS	DCI_D13		EVENTOUT

Table 2-13. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
РН0																EVENTOUT



GD32H757xx Datasheet

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH1																EVENTOUT

#### Notes:

(1) Functions are available on GD32H757Zx devices only.



## 3. Functional description

### 3.1. Arm<sup>®</sup> Cortex<sup>®</sup>-M7 core

The Arm® Cortex®-M7 processor is a highly efficient high-performance, embedded processor that features low interrupt latency, low-cost debug, and has backwards compatibility with existing Cortex-M profile processors. The processor has an in-order super-scalar pipeline that means many instructions can be dual-issued, including load/load and load/store instruction pairs because of multiple memory interfaces. The Cortex-M7 is a high-performance processor, which features a 6-stage superscalar pipeline with branch prediction and an optional FPU capable of single-precision and optionally double-precision operations. The instruction and data buses have been enlarged to 64-bit wide over the previous 32-bit buses.

The interfaces that the processor supports include:

- 64-bit AXI4 interface.
- 32-bit AHB master interface.
- 32-bit AHB slave interface.
- 64-bit instruction TCM interface.
- 2x32-bit data TCM interfaces.

The processor contains the following external interfaces:

- AHBP interface.
- AHBS interface.
- AHBD interface.
- External Private Peripheral Bus.
- ATB interfaces.
- TCM interface.
- Cross Trigger interface.
- MBIST interface.
- AXIM interface.

32-bit Arm® Cortex®-M7 processor core

- Up to 600 MHz operation frequency.
- Single-cycle multiplication and hardware divider.
- Integrated DSP instructions.
- 24-bit SysTick timer.

The Cortex®-M7 processor is based on the ARMv7-M architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations, DSP and floating point instructions. Some system peripherals listed below are also provided by Cortex®-M7:

Nested Vectored Interrupt Controller (NVIC).



- Flash Patch and Breakpoint (FPB).
- Data Watchpoint and Trace (DWT).
- Instrumentation Trace Macrocell (ITM).
- Embedded Trace Macrocell (ETM).
- JTAG or SWD Debug Port.
- Trace Port Interface Unit (TPIU).
- Memory Protection Unit (MPU).
- Floating Point Unit (FPU), double-precision.
- Load Store Unit (LSU).
- Data Processing Unit (DPU).
- Prefetch Unit (PFU).

## 3.2. On-chip memory

- Up to 3840KB of on-chip flash memory for instruction and data.
- Up to 512 KB of configurable SRAM for ITCM/DTCM/AXI SRAM.
- Up to 512 KB of on-chip SRAM (AXI SRAM).
- 4KB of backup SRAM.
- RAM ECC monitor for each Region.

The GD32H757xx has up to 3840KB of on-chip flash memory for instruction and data. The flash memory consists of 3840KB main flash organized into 960 sectors with 4KB and 64KB information block. Each sector can be erased individually.

The GD32H757xx series contain up to 512KB of on-chip SRAM (AXI SRAM), 4KB of backup SRAM and up to 512KB RAM shared by ITCM/DTCM/AXI SRAM. All of AHB SRAM support byte, half-word (16 bits), and word (32 bits) accesses. The on-chip SRAM (AXI SRAM) support byte, half-word (16 bits), word (32 bits) and double words (64 bits) accesses. SRAMO and SRAM1 can be accessed by almost all AHB masters. The backup SRAM (BKPSRAM) is implemented in the backup domain, which can keep its content even when the V<sub>DD</sub> power supply is down.

<u>Table 2-2. GD32H757xx memory map</u> shows the memory map of the GD32H757xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

## 3.3. Clock, reset and supply management

- Internal 64 MHz factory-trimmed RC and external 4 to 50 MHz crystal oscillator.
- Internal 48 MHz RC oscillator.
- Low power internal 4 MHz RC oscillator.
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator.
- Integrated system clock PLL.
- 1.71 to 3.6V application supply and I/Os.
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage



detector (LVD).

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AXI, three AHB and four APB domains. The maximum frequency of the system clock can be up to 600 MHz. The maximum frequency of the three AHB domains are 300 MHz. The maximum frequency of the four APB domains including APB1 = APB3 = PAB4 is 150 MHz and APB2 is 300 MHz. See *Figure 2-5. GD32H757xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components except for the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.53V and down to 1.48V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 1.71V to 3.6V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> range: 1.71V to 3.6V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.71V to 3.6V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

### 3.4. Boot modes

GD32H757xx supports four BOOT modes, including:

- USER BOOT
- SECURITY BOOT
- SYSTEM BOOT
- SRAM BOOT

At startup, the boot memory space is selected by the BOOT pin and BOOT\_ADDR0/1 in Boot address, allowing to program any boot memory address from 0x0000 0000 to to 0x9000 0000.

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PA2 and PA3), USART2 (PB10 and PB11), USBHS0 (USBHS0\_DP and USBHS0\_DM) and SDIO0 (PC12, PD2, PB13, PC9, PC10 and PC11) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections.



### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### ■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt / event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 0.9V domain are off, and all of LPIRC4M, IRC64M, HXTAL and PLLs are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp event, LXTAL clock stuck, the LVD \ LVD \ OVD, CMP output, LPDTS wakeup, ENET wakeup, RTC wakeup, CAN wakeup, I2C wakeup, USART0 wakeup and USBHS wakeup. When exiting the deep-sleep mode, the IRC64M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 0.9V domain is power off, the LDO is shut down, and all of LPIRC4M, IRC64M, HXTAL and PLLs are disabled. The contents of SRAM and registers in 0.9V power domain are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, WKUP pins and LCKMD.

## 3.6. Electronic fuse (EFUSE)

- One-time programmable nonvolatile efuse storage cells organized as 32\*32 bits.
- Double-bit redundant backup mechanism.
- All bits in the efuse cannot be rollback from 1 to 0.
- Each bit in efuse macro can only be programmed once, and software must avoid reprogramming.
- Voltage range for program: 1.71~1.98 V.
- Voltage range for read: 0.72~1.05 V.

The Efuse controller has efuse macro that store system parameters. As a non-volatile unit of storage, the bit of efuse macro cannot be restored to 0 once it is programmed to 1.

## 3.7. Trigger selection controller (TRIGSEL)

- Supports different optional trigger inputs.
- Trigger input source could be external input signal or output of peripheral.
- Trigger selection output could be for external output or peripheral.



The trigger selection controller (TRIGSEL) allows software to select the trigger input signal for various peripherals. TRIGSEL provides a flexible mechanism for a peripheral to select different trigger inputs. It's up to 4 trigger selection outputs could be selected for each peripheral. And every output could select from different trigger input signal.

## 3.8. General-purpose and alternate-function I/Os (GPIO and AFIO)

- Up to 135 fast GPIOs, all mappable on 16 external interrupt lines, each pin weak pull-up/pull-down function.
- Output push-pull/open drain enable control.
- Analog input/output configuration.
- Alternate function input/output configuration.

GD32H757xx is up to 113 general purpose I/O pins (GPIO), named PA0~PA10, PA13~PA15, PB0~PB15, PC0~PC15, PD0~PD15, PE0~PE15, PF0~PF15, PG0~PG15, PH0~PH1 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog mode.

# 3.9. CRC calculation unit (CRC)

- Supports 7/8/16/32 bit data input.
- For 7(8)/16/32 bit input data length, the calculation cycles are 1/2/4 AHB clock cycles.
- User configurable polynomial value and size.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. The CRC calculation unit can be used to calculate 7/8/16/32 bit CRC code within user configurable polynomial.

# 3.10. True random number generator (TRNG)

- LFSR mode and NIST mode to generate random number (National Institute of Standards and Technology) mode to generate random number.
- About 40 periods of TRNG CLK are needed between two consecutive random numbers



in LFSR mode.

- 32-bit random numbers are generated each time in LFSR mode.
- TRNG NIST mode follows the NIST SP800-90B.
- Support health tests recommended by the NIST SP800-90B.
- 32-bit\*4 or 32-bit\*8 random numbers are generated each time in NIST mode.
- TRNG has the functions of startup and in-service self-check, associated with specific error flags.
- 128-bit random value seed is generated from analog noise.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise and it has been pre-certified NIST SP800-90B.

## 3.11. Cryptographic Acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode.
- AES supports 128bits-key, 192bits-key or 256 bits-key.
- Multiple modes are supported respectively in DES, TDES and AES, including Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois / counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).
- DMA transfer for incoming and outgoing data is supported.

The cryptographic acceleration unit (CAU) is used to encipher and decipher data with DES, Triple-DES or AES (128, 192, or 256) algorithms. DES / TDES / AES algorithms with different key sizes are supported to perform data encryption and decryption in the CAU in multiple modes. The CAU is a 32-bit peripheral, DMA transfer is supported and data can be accessed in the input and output FIFO.

## 3.12. Hash Acceleration Unit (HAU)

- Federal Information Processing Standards Publication 180-4(FIPS PUB 180-4).
- Secure Hash Standard specifications (SHA-1, SHA-224, SHA-256).
- Internet Engineering Task Force Request for Comments number 1321 (IETF RFC 1321) specifications (MD5).
- High performance of computation of hash algorithms.
- Automatic data padding to fill the 512-bit message block for digest computation.
- DMA transfer is supported.
- Hash / HMAC process suspended mode.

The hash acceleration unit (HAU) is used for information security. The secure hash algorithm (SHA-1, SHA-224, SHA-256), the message-digest algorithm (MD5) and the keyed-hash message authentication code (HMAC) algorithm are supported for various applications. The digest will be computed and the length is 160 / 224 / 256 / 128 bits for a message up to (264).



- 1) bits computed by SHA-1, SHA-224, SHA-256 and MD5 algorithms respectively. In HMAC algorithm, SHA-1, SHA-224, SHA-256 or MD5 will be called twice as hash functions and authenticating messages can be produced.

## 3.13. Trigonometric Math Unit (TMU)

- 10 kinds of functions.
- The fixed point format is configurable.
- Programmable precision.
- CORDIC-algorithm core: circular system and hyperbolic system, rotation pattern and vectoring pattern.

The Trigonometric Math Unit (TMU) is a fully configurable block that execute common trigonometric and arithmetic operations. It can be used to calculate total 10 kinds of functions. The input/output data meet q1.31 or q1.15 fixed point format.

## 3.14. Direct memory access controller (DMA)

- Two AHB master interface for transferring data, and one AHB slave interface for programming DMA.
- 16 channels (8 for DMA0 and 8 for DMA1) and each channel are configurable.
- Support independent single, 4, 8, 16-beat incrementing burst memory and peripheral transfer.
- Support independent 8, 16, 32-bit memory and peripheral transfer.
- Peripherals supported: Timers, ADC, HPDF, SPI, I2C, USART, UART, DAC, I2S, RSPDIF, SAI, CAU, HAU, FAC, TMU, CAN and DCI.

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Two AHB master interfaces and eight four-word depth 32-bit width FIFOs are presented in each DMA controller, which achieves a high DMA transmission performance. There are 16 independent channels in the DMA controller (8 for DMA0 and 8 for DMA1). Each channel is assigned a specific or multiple target peripheral devices for memory access request management. Two arbiters respectively for memory and peripheral are implemented inside to handle the priority among DMA requests.

# 3.15. Master direct memory access controller (MDMA)

■ 16 channels, each channel supports software triggering and requests can be selected among any request source.



- Support independent single, 2, 4, 8, 16, 32, 64, 128-beat incrementing burst source and destination transfer.
- Support three transfer modes:
  - Read from memory and write to memory (software triggered).
  - Read from peripheral and write to memory (or memory mapped peripherals).
  - Read from memory (or memory mapped peripherals) and write to peripheral.
- Automatic pack / unpack of data to optimize bandwidth when the data width of the source and destination are different.
- 34 hardware trigger sources, all channels can be connected to any hardware trigger source.
- Two FIFOs of 16 double word depth to maximize data bandwidth and bus utilization.

The master direct memory access (MDMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the MCU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data. MDMA can be used in combination with a DMA controller (DMA0 or DMA1) to provide up to 16 channels. Each channel request can be selected among any request source. The built-in arbiter is used to handle priority among MDMA requests.

## 3.16. DMA request multiplexer (DMAMUX)

- 16 channels for DMAMUX request multiplexer.
- 8 channels for DMAMUX request generator.
- Support 36 trigger inputs and 29 synchronization inputs.

DMAMUX is a transmission scheduler for DMA requests. The DMAMUX request multiplexer is used for routing a DMA request line between the peripherals / generated DMA request (from the DMAMUX request generator) and the DMA controller. Each DMAMUX request multiplexer channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. The DMA request is pending until it is served by the DMA controller which generates a DMA acknowledge signal (the DMA request signal is de-asserted).

# 3.17. Analog to digital converter (ADC)

- 14-bit ADC0 and ADC1 conversion rate is up to 4 MSPS.
- 12-bit ADC2 conversion rate is up to 5.3 MSPS.
- 14-bit,12-bit, 10-bit, 8-bit configurable resolution for ADC0 and ADC1.
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution for ADC2.
- In ADC0 and ADC1, Oversampling ratio arbitrarily adjustable from 2x to 1024X.
- ADC2, Oversampling ratio arbitrarily adjustable from 2x to 256X.
- ADC0 and ADC1 supply requirements: 1.8V to 3.6V, and typical power supply voltage is



3.3V, ADC2 supply requirements: 1.71V to 3.6V, typical power supply voltage is 3.3V.

- ADC input voltage range: V<sub>REFN</sub> ≤V<sub>IN</sub> ≤V<sub>REFP</sub>.
- Temperature sensor.
- Start-of-conversion can be initiated by software or TRIGSEL.

A 12 / 14-bit successive approximation analog-to-digital converter module (ADC) is integrated on the MCU chip. ADC0 has 20 external channels, 1 internal channel (DAC\_OUT0 channel), ADC1 has 18 external channels, 3 internal channels (the battery voltage, V<sub>REFINT</sub> inputs channel and DAC\_OUT1 channel), ADC2 has 17 external channels, 4 internal channels (the battery voltage, V<sub>REFINT</sub> inputs channel, tempeture sensor and high-precision tempeture sensor). After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit (LSB) alignment or the most significant (MSB) bit alignment (ADC0 / 1 are 32-bit data register, ADC2 is 16-bit data register). An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU.

## 3.18. Digital to analog converter (DAC)

- 8-bit or 12-bit resolution. Left or right data alignment.
- Conversion update synchronously.
- Conversion trigged by external triggers.
- Input voltage reference, VREFP.
- Output buffer calibration.
- Using sample and keep mode to reduce the power consumption.
- Noise wave generation (LFSR noise mode and Triangle noise mode).
- Two DAC channels in concurrent mode.

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be set to 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability, and DAC output buffer can be calibrated to improve output accuracy. The sample and keep mode can reduce the power consumption of DAC.

## 3.19. Real time clock (RTC) and backup registers

- Support calendar function, which can support year, month, date, day, hours, minutes, seconds and subseconds (date is the day of week and day is the day of month).
- Daylight saving compensation supported, which is realized through software.
- External high-accurate low frequency (50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function.
- Atomic clock adjust (max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function.



Sub-second adjustment by shift function.

The RTC provides a time which includes hour/minute/second/sub-second and a calendar includes year/month/day/week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time.

The RTC is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

### 3.20. Timers and PWM generation

- Two 16-bit Advanced timer (TIMER0 & TIMER7), four16-bit General-L0 timers (TIMER2, TIMER3, TIMER30, TIMER31), four 32-bit General-L0 timers (TIMER1, TIMER4, TIMER22, TIMER23), six 16-bit General-L3 timers (TIMER14, TIMER40, TIMER41, TIMER42, TIMER43, TIMER44), two16-bit General-L4 timers (TIMER15, TIMER16), two 32-bit Basic timer (TIMER5 & TIMER6) and two 64-bit Basic timer (TIMER50 & TIMER51).
- Up to 70 independent channels of PWM, output compare or input capture for each general timer and external trigger input.
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match.
- Encoder interface controller with two inputs using quadrature decoder and non-quadrature decoder mode.
- 24-bit SysTick timer down counter.
- 2 watchdog timers (free watchdog timer and window watchdog timer).

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 8 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general level 0 timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1/4/22/23 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2/3/30/31 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The general level 0 timer also supports an encoder interface with two inputs using quadrature decoder mode and non-quadrature decoder mode.

The general level3 timer module (TIMER14/40/41/42/43/44) is a three-channel timer that supports both input capture and output compare. They can generate PWM signals to control



motor or be used for power management applications. The general level3 timer has a 16-bit counter that can be used as an unsigned counter.

The general level4 timer module (TIMER15/16) is a two-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level4 timer has a 16-bit counter that can be used as an unsigned counter.

The basic timer module(TIMER5/6/50/51) has a 32-bit or 64-bit counter that can be used as an unsigned counter. The basic timer can be configured to generate a DMA request and a TRGO0 to connect to DAC.

The GD32H757xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter.
- Auto reload capability.
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source.

# 3.21. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Programmable baud-rate generator allowing speed up to 37.5 MBits/s when the clock frequency is 300 MHz and oversampling is by 8.
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support.
- LIN break generation and detection.
- ISO 7816-3 compliant smart card interface.

The USART (USART1, USART1, USART2, USART5) and UART (UART3, UART4, UART6, UART7) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly



used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver.

## 3.22. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus).
- Provide arbitration function, optional PEC (packet error checking) generation and checking.
- Supports 7-bit and 10-bit addressing mode and general call addressing mode.
- SMBus 3.0 and PMBus 1.3 compatible.
- Wakeup from sleep mode and Deep-sleep mode on I2C address match.

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL. The I2C interface implements standard I2C protocol with standard mode (up to 100KHz), fast mode (up to 400KHz) and fast mode plus (up to 1MHz) as well as CRC calculation and checking, SMBus (system management bus), and PMBus (power management bus).

## 3.23. Serial peripheral interface (SPI)

- Master or slave operation with full-duplex, half-duplex or simplex mode.
- Separate transmit and receive 32-bit FIFO.
- Data frame size can be 4 to 32 bits.
- Hardware CRC calculation, transmission and checking.
- SPI TI mode supported.
- Multi-master or multi-slave mode function.
- Protect configurations and settings.
- Adjustable main device receiver sampling time.
- Configurable FIFO thresholds (data packing).
- Quad-SPI configuration available in master mode (in SPI3 / 4).

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI3 and SPI4.



## 3.24. Inter-IC sound (I2S)

- Master or slave operation for transmission/reception.
- Four I2S standards supported: Phillips, MSB justified, LSB justified and PCM standard.
- Data length can be 16 bits, 24 bits or 32 bits.
- Channel length can be 16 bits or 32 bits.
- Transmission and reception use a 32 bits wide buffer.
- Audio sample frequency can be 8 kHz to 192 kHz using I2S clock divider.
- Programmable idle state clock polarity.
- Separate transmit and receive 32-bit FIFO.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32H757xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

## 3.25. OSPI I/O manager(OSPIM)

- Supports two OSPI (single-line, two-lines, four-lines, eight-lines) interfaces.
- Support two ports for pin assignment.
- Fully programmable IO matrix, can assign pins according to function.

OSPIM supports OSPI pin assignment with full matrix.

# 3.26. Octal-SPI interface(OSPI)

- Three functional modes: indirect mode, status polling mode, memory-mapped mode.
- Support read in memory-mapped mode.
- Support single, dual, quad and octal communication.
- Fully programmable command format for both indirect and memory-mapped mode.
- Support SDR (signal data rate) and DTR (double transfer rate, only for GD25LX512ME).
- Integrated FIFO for transmission/reception.
- 8, 16 and 32-bits data access.

The OSPI is a specialized interface that communicate with external memories. The interface support single, dual, quad and octal SPI flash (PSRAMS, NAND, NOR Flash, etc).

# 3.27. Clock phase delay module (CPDM)

- Supports the input clock frequency ranges: 25 MHz ~ 208MHz.
- Supports up to 12 oversampling phases.

The Clock Phase Delay Module (CPDM) is used to delay the phase of the input clock and



then output the clock. When used, the application needs to first program the phase of the output clock, and then use the output clock in other peripherals to receive data.

Phase delay is related to voltage and temperature and may require reconfiguration of the application and redetermination of the phase relationship between the output clock and the received data as parameters change.

## 3.28. Digital camera interface (DCI)

- Digital video/picture capture.
- 8/10/12/14 data width supported.
- High transfer efficiency with DMA interface.
- Video/picture crop supported.
- Various pixel digital encoding formats supported including YCbCr422 / RGB565 / YUV420 / Bayer.
- Hard/embedded synchronous signals supported.
- Support for CCIR656 video interface as well as traditional sensor interface.

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

DCI supports various color space such as YUV/RGB, as well as compression format such as JPEG. Support CCIR656 video decoder formats and perform additional processing of the image.

# 3.29. TFT LCD interface (TLI)

- Supports up to 24 bits data output per pixel.
- Supports up to 2048 x 2048 resolution.
- Support various pixel formats: ARGB8888, RGB888, RGB565, etc.
- Support CLUT (Color Look-Up-Table) and Color-Keying format.

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, pixel clock and data enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

# 3.30. Receiver of Sony/Philips Digtial Interface (RSPDIF)

- Supports audio IEC-60958 and IEC-61937.
- Up to 4 inputs available.
- Supports maximum symbol rate: 12.288 MHz.



- Supports stereo stream from 8 to 192 kHz.
- Supports automatic symbol rate detection.
- Genrate symbol clock.
- Check the parity bit of the received data.
- Support multiple data processing methods, which can process audio data and user channel information separately or together.
- Supports using DMA communication to receive audio data and user channel information respectively.

The receiver of Sony/Philips Digital Interface (RSPDIF) module provides the function of receiving and decoding RSPDIF audio data streams.

## 3.31. Serial Audio Interface (SAI)

- Two independent audio sub-blocks.
- Each audio sub-block can be configured as any of the master/slave and transmitter/receiver combination with 8-word FIFO.
- Local clock divider logic to satisfy the various audio sampling rates.
- Flexible audio protocol configuration such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM.
- PDM interface, supporting up to 3 microphone pairs.
- Mono/Stereo audio capability with mute option.
- Frame Synchronization configuration (active level, active length and offset).
- Each audio frame contains up to 16 configurable slots.
- Slot length is flexible, and can be configured as active or inactive.
- Each slot can hold a data of size 8-, 10-, 16-, 20-, 24-, and 32-bits with configurable first bit offset, and configurable LSB or MSB data transfer.
- Two independent DMA interface for each audio sub-block. Support slave mode with a frequency up to 4MHz.

The Serial Audio Interface (SAI) is designed to target a wide range of commonly used audio protocols, both in mono and stereo modes, such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM. SPDIF output is offered when the audio block is configured as a transmitter. The SAI can be configured to any of the master/slave and transmitter/receiver combination, full/half-duplex operating mode depends on synchronous/asynchronous configuration of the audio sub-blocks.

# 3.32. Image processing accelerator (IPA)

- Copy one source image to the destination image.
- Convert one source image to the destination image with specific pixel format.
- Convert and blend two source images to the destination image with specific pixel format.
- Fill up the destination image with a specific color.



The IPA provides a configurable and flexible image format conversion from one or two source image to the destination image. Sixteen pixel formats for foreground from 4-bit up to 32-bit per pixel, eleven pixel formats for background from 4-bit up to 32-bit per pixel, and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256\*32 bits LUTs (Look-Up Table) separately for the two source images are implemented for the indirect pixel formats.

## 3.33. Secure digital input and output card interface (SDIO)

- **e•MMC:** Support for embedded Multimedia Card System Specification Version 4.51 (and previous versions) Card and five different data bus modes: 1-bit (default), 4-bit (SDR/DDR) and 8-bit(SDR/DDR).
- SD Card: Full support for SD Memory Card Specifications Version 3.0.
- **SD I/O:** Full support for SD I/O Card Specification Version 3.0 card and three different data bus modes: 1-bit (default) and 4-bit (SDR/DDR).
- 104MHz data transfer frequency and 8-bit data transfer mode.
- Support DDR and max clock frequency is 50Mhz.

The secure digital input/output interface (SDIO) defines the SD, SD I/O and embedded MultiMediaCard (e•MMC) host interface, which provides command/data transfer between the AHB system bus and SD memory cards, SD I/O cards and e•MMC.

# 3.34. Management data input/output (MDIO)

- Support slave mode with a frequency up to 4MHz.
- Support CFP/CFP2 MSA Management Interface Specification.

The MDIO interface can receive complete MDIO frames. As long as the data is written to the register before receiving the turnaround bits (TA) of the read or post read increment address frame, the MDIO interface can transmit complete MDIO frames. Interrupts are generated at the end of every complete frame, which can be used or provided at correct time. Interrupts can also be generated after every valid PHYADR and DEVADD, which allows more complex controls within frames.

# 3.35. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM, NOR-Flash, 8/16-bit NAND Flash and Synchronous DRAM (SDRAM).
- Embedded ECC hardware for NAND Flash access.
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address.
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB).



The external memory controller EXMC, is used as a translator for CPU to access a variety of external memory, it automatically converts AXI memory access protocol into a specific memory access protocol defined in the configuration register, such as SRAM, ROM, NOR Flash, PSRAM, NAND Flash and SDRAM. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

#### 3.36. VREF

- Stable voltage, and product calibrated.
- Connects to VREFP pin to source off-chip circuits.
- 1.5V, 1.8V, 2.048V or 2.5V configurable reference voltage output.

A precision internal reference circuit is inside. The internal voltage reference unit is used to provide voltage reference for ADC / DAC, or used by off-chip circuit connecting to VREFP pin.

## 3.37. Low power digital temperature sensor (LPDTS)

- The trigger source of measurement can be set to software or hardware.
- Programmable sampling time.
- Temperature window watchdog.
- The interrupt can be generated when the temperature is below a low threshold or above a high threshold and at the end of measurement.
- The generation of asynchronous wakeup signal in LXTAL mode indicates that the measurement result is higher or lower than the specified threshold.

Low power digital tempearature sensor(LPDTS) is used to transmit square wave, which is converted by temperature and the frequency is proportional to the absolute temperature. The frequency measurement is based on the PCLK or the LXTAL clock.

# 3.38. Encoder Divided-Output controller (EDOUT)

- Support for changing the activation polarity of B.
- Support configuration of Z-phase output location and pulse width.
- Number of edges per rotation: 16 to 65536 (must be the multiple of four).
- Support for the input of update period event signals from the TRIGSEL.

The encoder divided-output controller (EDOUT) is used to output location information obtained from the encoder in the form of A-phase, B-phase, and Z-phase pulses.

# 3.39. Controller area network (CAN)

Supports CAN protocol version 2.0A/B.



- Compliant with the ISO 11898-1:2015 standard.
- Supports CAN FD frame with up to 64 data bytes, baudrate up to 8 Mbit/s.
- Supports CAN classical frame with up to 8 data bytes, baudrate up to 1 Mbit/s.
- Supports time stamp based on 16-bit free running counter.
- Supports transmitter delay compensation for CAN FD frames at faster data rates.
- Maskable interrupts.
- Supports four communication mode: normal mode, Inactive mode, Loopback and silent mode, and Monitor mode.
- Supports two power saving modes: CAN\_Deepsleep mode, and CAN\_sleep mode.
- Support two wakeup methods for waking up from Pretended Networking mode: wakeup matching event, and wakup timeout event.
- Global network time, synchronized by a specific message.

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer. The CAN interface supports the CAN 2.0A/B protocol, ISO 11898-1:2015 and BOSCH CAN FD specification.

The CAN module is a CAN Protocol controller with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system consists of a set of mailboxes that store configuration and control data, timestamp, message ID, and data. The space of up to 32 mailboxes can also be configured as Rx FIFO with ID filtering against up to 104 extended IDs or 208 standard IDs or 416 partial 8-bit IDs, and configure receive FIFO/mailbox private filter register for up to 32 ID filter table elements.

## 3.40. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN.
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM.
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588.

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via a reduced media independent interface (RMII). The number of RMII signals provided up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

# 3.41. Comparator (CMP)

- Rail-to-rail comparators.
- Configurable hysteresis.
- Configurable speed and consumption.
- Each comparator has configurable analog input source.
- Outputs with blanking source.
- Outputs to I/O.



- Outputs to timers for capture.
- Outputs to EXTI and NVIC.

The general purpose comparators, CMP0 and CMP1, can work either standalone (all terminal are available on I/Os) or together with the timers. It could be used to wake up the MCU from low-power mode by an analog signal, provide a trigger source when an analog signal is in a certain condition, achieves some current control by working together with a PWM output of a timer and the DAC. It blanking function can be used for false overcurrent detection in motor control applications.

#### 3.42. High-Performance Digital Filter (HPDF)

- 8 multiplex digital serial input channels.
  - configurable SPI and Manchester interfaces.
- 8 internal digital parallel input channels.
  - input with up to 16-bit resolution.
  - internal source: ADC data or memory (CPU/DMA write) data stream.
- Configurable Sinc filter and integrator.
  - the order and oversampling rate (decimation rate) of Sinc filter can be configured.
  - sampling rate of configurable integrator.
- Threshold monitor function.
  - independent Sinc filter, configurable order and oversampling rate (decimation rate).
  - configurable data input source: serial channel input data or HPDF output data.
- Malfunction monitor function.
  - A counter with 8 bits is used to monitor the continuous 0 or 1 in the serial channel input data stream.
- Extreme monitor function.
  - store minimum and maximum values of output data values of HPDF.
- Up to 24-bit output data resolution.
- Clock signal can be provided to external sigma delta modulator.
  - provide configurable clock signal by the CKOUT pin.
- HPDF output data is in signed format.

A high performance digital filter module (HPDF) for external sigma delta ( $\Sigma$ - $\Delta$ ) modulator is integrated in GD32H757xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be filtered. In addition, HPDF also supports the parallel data stream input, which can be selected from internal ADC peripherals or from MCU memory.

# 3.43. Real-time decryption (RTDEC)

Software configurable encrypted areas up to 4.



- Granularity is 4096 bytes in RTDEC programmed areas.
- Every area can be configured the independent 128-bits key, 16-bits area firmware version, and 64-bits application-defined nonce.
- Confidentiality and completeness protection for encryption keys.
  - 128-bits key registers are write-only, with software locking mechanism.
  - 8-bits CRC is calculated automatically by hardware, and it's used as the public key information.
- The real-time decryption when OSPI memory-mapped read operations.
  - Use of AES-128 in CTR mode.
  - Support key stream FIFO with depth 4.
  - Support various read size.
  - Decryption / encryption with physical address of the reads.
- Support for GD32 OSPI pre-fetching mechanism.

The real-time decryption (RTDEC) allows to decrypt in real-time according to information of the read request address. RTDEC can configure four independent and different encrypted areas. And each area has the option of execute-only or execute-never enforcement to choose.

For real-time performance, RTDEC uses the counter (CTR) mode of AES-128. Since RTDEC using AES in counter mode, the whole area has to be re-encrypted with an updated cryptographic context (key or initialization vector) when the data or code of one encrypted area is changed. This feature makes RTDEC only suitable for decrypting read-only content, like that stored in external flash.

# 3.44. Filter arithmetic accelerator (FAC)

- Fixed or float multiplier and accumulator.
- 256 x 32-bit local memory.
- 16-bit fixed-point or 32-bit float point input and output.
- Up to three buffers, two input buffers and one output buffer.
- Buffer can be circular.
- FIR and IIR can be realized.
- Vector functions support convolution, Dot product, correlation functions.
- Data can be read and written through DMA.

The filter arithmetic accelerator unit consist of multiplier, accumulator and address generation logic, so as to index vector elements stored in local memory. Circular buffering is valid for both input and output, which allows to realize finite impulse response (FIR) filters and infinite impulse response (IIR) filters. The unit support CPU to be free from frequent or lengthy filtering operations, compared with software implementation, it can accelerate calculations and the processing speed of time critical tasks.



## 3.45. Hardware semaphore (HWSEM)

- 32 semaphores.
- An interrupt is generated when a semaphore is unlocked.
- Semaphore is unlocked only when MID[3:0] and PID[7:0] are matched.

Hardware semaphore (HWSEM) provides a non-blocking mechanism to ensure the synchronous of processes. HWSEM realizes 32 semaphores in an atomic way, supporting semaphore write lock and read lock, and semaphore can only be unlocked when bus master and process are matched.

## 3.46. Universal serial bus high-speed interface (USBHS)

- Supports USB 2.0 Host mode at High-Speed(480Mb/s), Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s).
- Supports USB 2.0 device mode at High-Speed(480Mb/s) or Full-Speed(12Mb/s).
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol).

USB High-Speed (USBHS) controller provides a USB-connection solution for portable devices. USBHS supports both host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBHS contains an embedded USB PHY internal which can be configured as High-Speed or Full-Speed. USBHS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system. For Full-Speed operation, battery charging detection (BCD), attach detection protocol (ADP), and link power management (LPM) are also supported.

# 3.47. Debug mode

JTAG and SWD Debug Port.

The GD32H757xx series provide a large variety of debug, trace and test features. They are implemented with a standard configuration of the Arm® CoreSight™ module together with a daisy chained standard TAP controller. Debug and trace functions are integrated into the ARM® Cortex®-M7. The debug system supports serial wire debug (SWD) and trace functions in addition to standard JTAG debug.

## 3.48. Package and operation temperature

LQFP144 (GD32H757Zx), BGA100\LQFP100 (GD32H757Vx).



■ Operation temperature range: -40°C to +85°C (industrial level).



## 4. Electrical characteristics

To better understand this chapter, read the following before moving on to the rest of this chapter.

- A + or no sign before the current value indicates that the current is output from the MCU.
- A before the current value indicates that the current is input to the MCU.
- T<sub>A</sub> (Ambient temperature) tested condition.
- T<sub>J</sub> (Junction temperature) tested condition.
- Value guaranteed by design, not 100% tested in production indicates that the value is derived from simulation of IC designers.
- Value guaranteed by characterization, not 100% tested in production indicates that the value is derived from random test.
- Unless otherwise specified, all values given for  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ ,  $T_J = 25 \text{ °C}$ .
- The devices will be damaged or work abnormally if the electrical parameters beyond the range of maximum and minimum values.

See the following table for some abbreviation terms and their descriptions in this chapter.

Table 4-1. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
USB	Universal Serial Bus
SPI	Serial Peripheral Interface
RMII	Reduced Media Independent Interface

# 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.



Table 4-2. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	External voltage range <sup>(2)</sup>	Vss - 0.3	Vss + 3.6	V
V <sub>DDA</sub>	External analog supply voltage <sup>(3)</sup>	Vssa - 0.3	V <sub>SSA</sub> + 3.6	V
V <sub>BAT</sub>	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
V <sub>DD50USB</sub>	V <sub>DD50USB</sub> supply voltage	Vss - 0.3	Vss + 5.6	V
V <sub>IN</sub>	Input voltage on 5VT I/O <sup>(5)</sup>	Vss - 0.3	V <sub>DD</sub> +3.6	V
VIN	Input voltage on other I/O	Vss - 0.3	Vss +3.6	V
AV <sub>DDX</sub>	Variations between different V <sub>DD</sub> power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	
Σlio	Maximum current sunk/sourced by all GPIO pin	_	120	mΛ
I <sub>DD</sub>	Maximum current into each VDD pin	_	120	mA
Iss	Maximum current into each Vss pin	_	120	
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T <sub>A</sub> = 85°C of LQFP144	_	847	
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85°C of LQFP100	_	836	mW
	Power dissipation at T <sub>A</sub> = 85°C of BGA100	_	813	
T <sub>STG</sub>	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

- (1) Value guaranteed by design, not 100% tested in production.
- (2) All main power and ground pins should be connected to an external power source within the allowable range.
- (3) It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.
- (4) The device junction temperature must be kept below maximum T<sub>J</sub>. More information could be found in **AN166 Design Guide for Thermal Characteristics of GD32H7xx series.**
- (5)  $V_{\text{IN}}$  maximum value cannot exceed 5.5 V.

#### 4.2. Recommended DC characteristics


Table 4-3. DC operating conditions

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$	Supply voltage		1.71	3.3	3.6	٧
V <sub>DDLDO</sub>	Supply voltage for the internal regular	$V_{DDLDO} \le V_{DD}$	1.71	l	3.6	٧
		USB regulator ON	4.0	5.0	5.5	٧
V <sub>DD50USB</sub>		USB regulator OFF	_	V <sub>DD33USB</sub>	_	٧
V <sub>DD33USB</sub>	Standard operating voltage, USB	USB used	3.0		3.6	٧
V DD33USB	domain	USB not used	0		3.6	٧
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	1.71	3.3	3.6	V
V <sub>BAT</sub>	Battery supply voltage	_	1.71	_	3.6	V

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.



Figure 4-1. Recommended power supply decoupling capacitors (1)(2)(3)



- (1) The VREFP and VREFN pins are only available on no less than 100-pin packages, or else the VREFP and VREFN pins are not available and internally connected to VDDA and VSSA pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.
- (3) When voltage regulator is enabled the two 2.2  $\mu$ F Vcore capacitors are required , if bypassing the voltage regulator ,two 100 nF decoupling capacitors are required.

Table 4-4. Vcore operating conditions(1)(2)(3)

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 µF
ESR	ESR of external capacitor	< 100 mΩ

- (1) When bypassing the voltage regulator, the two  $2.2 \,\mu\text{F} \,\text{V}_{\text{CORE}}$  capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- (2) This value corresponds to  $C_{\text{EXT}}$  typical value. A variation of +/-20% is tolerated.
- (3) If a third V<sub>CORE</sub> pin is available on the package, it must be connected to the other V<sub>CORE</sub> pins but no additional capacitor is required.

Table 4-5. Clock frequency(1)(2)

Symbol	Parameter	Conditions	Min	Max	Unit
<b>f</b>	core clock fraguency	Supply voltage < 3.6V		600	
<b>f</b> CPU	core clock frequency	Supply voltage < 2.3V	_	400	MHz
£	ALID alook fraguancy	Supply voltage < 3.6V	_	300	IVIITZ
f <sub>AHB</sub>	AHB clock frequency	Supply voltage < 2.3V	_	200	



f <sub>APB1</sub>	APB1 clock frequency	_	_	150 <sup>(2)</sup>
f <sub>APB2</sub>	APB2 clock frequency	_	_	300(2)
f <sub>APB3</sub>	APB3 clock frequency	_	_	150 <sup>(2)</sup>
f <sub>APB4</sub>	APB4 clock frequency	_	_	150 <sup>(2)</sup>

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-6. TCM interface frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>TWW</sub>	TCM without wait	_	_	350	MHz

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-7. Operating conditions at Power up / Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
	V <sub>DD</sub> rise time rate		0	∞	
t∨DD	V <sub>DD</sub> fall time rate	_	100	∞	
	V <sub>DDA</sub> rise time rate		0	∞	
t∨DDA	V <sub>DDA</sub> fall time rate	_	100	∞	µs/V
t <sub>VDD(USB)</sub>	$V_{\text{DD(USB)}}$ rise time rate		0	∞	
	$V_{\text{DD(USB)}}$ fall time rate	_	100	8	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

# 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-8. Power consumption characteristics(1)(2)(3)(4)

Symbol	Parameter	Conditions	Typ LDO regulator	Max	Unit
	Supply current (Run mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in ITCM	161	l	mA
lpp+lppa		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in Flash and cache on	151		mA
IDD+IDDA		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in Flash and cache off	151	l	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals disabled, code run in ITCM	47.5	_	mA

<sup>(2)</sup> APBx clocks are divided from AHB clock.



Symbol	Parameter	Conditions	Typ LDO regulator	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals disabled,	52.4		mA
		code run in Flash and cache on  V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock =  600 MHz, All peripherals disabled,  code run in Flash and cache off	52.3		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in ITCM	110		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in Flash and cache on	103		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in Flash and cache off	103		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals disabled, code run in ITCM	36.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals disabled, code run in Flash and cache on	39.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals disabled, code run in Flash and cache off	39.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 64 MHz, All peripherals enabled, code run in ITCM	44.6		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 64 MHz, All peripherals enabled, code run in Flash and cache on	43.9		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 64 MHz, All peripherals disabled, code run in ITCM	20.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 64 MHz, All peripherals disabled, code run in Flash and cache on	20.5		mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 600 MHz, All peripherals enabled	151	_	mA
	Supply current (Sleep mode)		49.2	—	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals enabled	104		mA



Symbol	Parameter	Conditions	Typ LDO regulator	Max	Unit
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, System clock = 400 MHz, All peripherals disabled	37.5	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO=0.6V, IRC32K off, RTC off, All GPIOs analog mode	4.5	_	mA
	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO=0.7V, IRC32K off, RTC off, All GPIOs analog mode	5.98	_	mA
	(Deep-Sleep mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO} = 0.8 \text{V,}$ $IRC32 \text{K off, RTC off, All GPIOs}$ $analog mode$	7.97	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO=0.9V, IRC32K off, RTC off, All GPIOs analog mode	10.86	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT off,}$ Backup SRAM off, RTC and LXTAL off	15.6	_	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT off,}$ Backup SRAM on, RTC and LXTAL off	91.3	_	μΑ
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, FWDGT off, Backup SRAM off, RTC and LXTAL on	16.3	_	μA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT off,}$ Backup SRAM on, RTC and LXTAL on	91.9	_	μA
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM off, RTC and LXTAL off	15.8	_	μA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM on, RTC and LXTAL off	91.5	_	μA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM off, RTC and LXTAL on	16.6	_	μΑ
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, FWDGT on,  Backup SRAM on, RTC and LXTAL  on	92.2	_	μΑ
	Battery supply current	$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.6$ V, Backup SRAM off, RTC and LXTAL off	3.9	_	μA
I <sub>BAT</sub>	(Backup mode)	V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, Backup SRAM off, RTC and LXTAL off	1.1	_	μA



S	Symbol	Parameter	Conditions	Typ LDO regulator	Max	Unit
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3 \text{ V}$ , Backup SRAM off, RTC and LXTAL off	0.3	-	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, Backup SRAM on, RTC and LXTAL off	79.4	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, Backup SRAM on, RTC and LXTAL off	77.1	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3 V, Backup SRAM on, RTC and LXTAL off	76.3	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, Backup SRAM off, RTC and LXTAL on	3.9	_	μΑ
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.3$ V, Backup SRAM off, RTC and LXTAL on	1.1	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3 V, Backup SRAM off, RTC and LXTAL on	0.3	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, Backup SRAM on, RTC and LXTAL on	79.5	_	μΑ
			V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, Backup SRAM on, RTC and LXTAL on	77.1	_	μA
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3 \text{ V}$ , Backup SRAM on, RTC and LXTAL on	76.2	_	μA

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Unless otherwise specified, all values given for  $T_J = 25$  °C and test result is mean value.
- (3) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTALor IRC32K are ON, an additional power consumption should be considered.
- (4) During power consumption test, GPIO needs to be configure as Analog Input mode.

#### 4.4. EMC characteristics

System level ESD (Electrostatic discharge, according to IEC 61000-4-2) and EFT (Electrical Fast Transient/burst, according to IEC 61000-4-4) testing result is given in the <u>Table 4-9</u>. <u>System level ESD and EFT characteristics</u>(1). System level ESD is for end-customer operation, it includes ESD field events on system level occur in an unprotected area (outside EPA). System level ESD protection necessary to satisfy higher ESD levels.



Table 4-9. System level ESD and EFT characteristics <sup>(1)</sup>	<b>Table 4-9. S</b>	system level	<b>ESD</b> and <b>EFT</b>	characteristics(1)
--	---------------------	--------------	---------------------------	--------------------

Symbol	Description	Conditions	Package	Class	Level
Vesd	Contact / Air mode	V <sub>DD</sub> = 3.3 V, T <sub>J</sub> = 25 °C,	BGA176	CD 8kV	4A
	high voltage stressed	f <sub>HCLK</sub> = 600 MHz	DGATTO	AD 15kV	4/
	on few special I/O	IEC 61000-4-2	LQFP176	CD 4kV	2B
	pins	IEC 01000-4-2	LQFF 170	AD 8kV	20
	Fast transient high	V <sub>DD</sub> = 3.3 V, T <sub>J</sub> = 25 °C,	DO 4470	4137	4A
V <sub>EFT</sub>	voltage burst	$f_{HCLK} = 600 \text{ MHz}$	BGA176	4kV	4A
VEFI	stressed on Power	IEC 61000-4-4	LOED470	4137	4A
	and GND	120 0 1000-4-4	LQFP176	4kV	4A

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-10. EMI characteristics</u><sup>(1)</sup>, The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-10. EMI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Barbara		М	ax vs. [f⊦ 8/600		к]	Unit			
Symbol	raiailletei	Conditions	rackage	go		гаскауе	Package Mode	0.1- 30MHz	30- 130MHz	130MHz -1GHz	1-3GHz	Oille
					LDO supply	2.55	7.55	6.17	6.70			
	V <sub>DD</sub> = 3.6 V, BGA176	SMPS supply	9.08	14.02	5.68	6.69						
	Dealstonal	T <sub>J</sub> = +25 °C, f <sub>HCLK</sub> = 600		SMPS to LDO	7.06	13.30	8.05	6.66	ID: 11			
SEMI		conforms to		LDO supply	4.00	7.36	12.64	6.86	dBµV			
		SAE J1752- 3:2017	LQFP176	SMPS supply	8.68	17.59	13.99	7.07				
				SMPS to LDO	8.72	17.14	13.36	7.21				

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Component level ESD include HBM (Human body model, according to ANSI/ESDA/JEDEC JS-001) and CDM (ANSI/ESDA/JEDEC JS-002), that ESD field events during manufacturing in an ESD protected area, such as PCB assembly/repair, IC assembly/test and Fab environment. The ESD protected area (EPA) has many measures, for instance ESD protective packaging, grounding person wrist strap to ground (or flooring/footwear), grounded work surface and ionizer.

Static latch-up (LU, according to JEDEC78) test is based on the two measurement methods, I/O current injection value (I-test) and power supply over-voltage value.



Table 4-11. Component level ESD characteristics(1)

Symbol	Description	Conditions	Package	Max	Unit	Level
V <sub>НВМ</sub>	Human body model electrostatic discharge voltage (Any pin combination)	T <sub>J</sub> = 25 °C; JS-001-2017	BGA176	2000	٧	2
Vсом	Charge device model electrostatic discharge voltage (All pins)	T <sub>J</sub> = 25 °C; JS-002-2018	BGA176	500	V	C2a
LU	I-test	T <sub>A</sub> = 125 °C,	BGA176	200	mA	Class II
	V <sub>supply</sub> over voltage	JESD78F	JESD78F	7.5	<b>V</b>	Level A

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

# 4.5. Power supply supervisor characteristics

Table 4-12. Power supply supervisor characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)	_	1.95	_	
		LVDT<2:0> = 000(falling edge)	_	1.85	_	
		LVDT<2:0> = 001(rising edge)	_	2.10	_	
		LVDT<2:0> = 001(falling edge)	_	2.00	_	
		LVDT<2:0> = 010(rising edge)	_	2.25	_	
		LVDT<2:0> = 010(falling edge)		2.15		
V (1)	Low voltage	LVDT<2:0> = 011(rising edge)	_	2.40	_	V
V LVD\'''	Detector level selection	LVDT<2:0> = 011(falling edge)		2.30		
$LVDT<2:0> = 001(falling edge) - 2.00$ $LVDT<2:0> = 010(rising edge) - 2.25$ $LVDT<2:0> = 010(falling edge) - 2.15$ $Low voltage$ $V_{LVD}^{(1)}$ $Detector level selection$		LVDT<2:0> = 100(rising edge)		2.56		
		LVDT<2:0> = 101(rising edge)		2.70		
		LVDT<2:0> = 101(falling edge)	_	2.60	_	
		LVDT<2:0> = 110(rising edge)	_ 2.86			
		LVDT<2:0> = 110(falling edge)	_	2.75	_	
V <sub>LVDhyst</sub> <sup>(2)</sup>	LVD hystersis	_		100	_	mV
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold	_	_	1.53	_	V
V <sub>PDR</sub> <sup>(1)</sup>	Power down reset	_	_	1.48	_	V



		OBOZI II OI AX Batasi ice				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	threshold					
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis	_	_	50	_	mV
V <sub>BOR3</sub> (2)	Brownout level 3 threshold	Falling edge	_	2.6	_	V
V BOR3(=/	Brownout level 3 tilleshold	Rising edge		2.70		V
V <sub>BOR2</sub> (2)	Brownout level 2 threshold	Falling edge		2.3		V
V BOR2	Brownout level 2 tilleshold	Rising edge	_	2.4	_	V
V <sub>BOR1</sub> (2)	Brownout level 1 threshold	Falling edge		2.0		٧
V BOR1		Rising edge		2.1		V
V <sub>BORhyst</sub> <sup>(2)</sup>	BOR hysteresis	_		100		mV
t <sub>RSTTEMPO</sub> (2)	Reset temporization	_		520		μs
V <sub>AVD 0</sub> <sup>(1)</sup>	Analog voltage detector	Rising edge		1.70		
<b>V</b> AVD_0\ /	for V <sub>DDA</sub> threshold 0	Falling edge	_	1.60		
V <sub>AVD 1</sub> <sup>(1)</sup>	Analog voltage detector	Rising edge		2.10		
V AVD_1\ /	for V <sub>DDA</sub> threshold 1	Falling edge		2.00		V
V <sub>AVD 2</sub> <sup>(1)</sup>	Analog voltage detector	Rising edge		2.49		V
V AVD_2\` /	for V <sub>DDA</sub> threshold 2	Falling edge		2.40		
V <sub>AVD_3</sub> <sup>(1)</sup>	Analog voltage detector	Rising edge	_	2.79	_	
<b>V</b> AVD_3 <sup>(1)</sup>	for V <sub>DDA</sub> threshold 3	Falling edge	_	2.70	_	
V <sub>hyst_AVD</sub> (2)	Hysteresis of V <sub>DDA</sub> voltage detector		_	100	_	mV

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Figure 4-2. Recommended PDR\_ON pin circuit(1)



(1) PDR\_ON pin should be pulled up to  $V_{DD}$ .



## 4.6. Embedded USB regulator characteristics

Table 4-13. USB regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD50USB</sub> <sup>(1)</sup>	Supply voltage	_	4	5	5.5	V
I <sub>DD50USB</sub> <sup>(2)</sup>	Current consumption	_	_	25	_	μA
VREGOUT(V3.3V) (1)	Regulated output voltage	_	3	_	3.6	٧
IOUT <sup>(2)</sup>	Output current load sinked by USB block	_		_	80	mA
T <sub>WKUP</sub> <sup>(2)</sup>	VREGOUT Setting time	_	_	75	_	μs

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

#### 4.7. External clock characteristics

Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics<sup>(4)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	$1.71 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	25	50	MHz
R <sub>F</sub> <sup>(2)</sup>	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
CHXTAL <sup>(2) (3)</sup>	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Duty <sub>HXTAL</sub> (2)	Crystal or ceramic duty cycle	_	30	50	70	%
g <sub>m</sub> <sup>(2)</sup>	Oscillator transconductance	Startup	_	27	_	mA/V
I== ((1)	Crystal or ceramic operating	HXTAL = 25 MHz		0.58		mΛ
IDD(HXTAL) (1)	current			0.56	_	mA
tst(hxtal) <sup>(1)</sup>	Crystal or ceramic startup time	HXTAL = 25 MHz	_	334	_	μs

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL_ext</sub> (1)	External clock source or oscillator frequency	1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	1	_	50	MHz
V <sub>HXTALH</sub> <sup>(2)</sup>	OSCIN input pin high level voltage	V <sub>DD</sub> = 3.3 V	0.7 V <sub>DD</sub>	_	$V_{DD}$	V

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(3)</sup>  $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$ , For  $C_{HXTAL1}$  and  $C_{HXTAL2}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.

<sup>(4)</sup> More details about g<sub>m</sub> could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits**.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>HXTALL</sub> <sup>(2)</sup>	OSCIN input pin low level voltage		$V_{\text{SS}}$		$0.3\ V_{DD}$	V
t <sub>H/L(HXTAL)</sub> (2)	OSCIN high or low time	_	5	_	_	ns
t <sub>R/F(HXTAL)</sub> (2)	OSCIN rise or fall time	_	_	_	10	ns
Duty <sub>HXTAL</sub> (2)	Duty cycle	_	40		60	%

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics<sup>(5)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	_	-	32.768	1	kHz
C <sub>LXTAL</sub> <sup>(2) (3)</sup>	Recommended matching capacitance on OSC32IN and OSC32OUT	_		15		pF
Duty <sub>LXTAL</sub> <sup>(2)</sup>	Crystal or ceramic duty cycle	_	30	_	70	%
a. (2)	Oscillator transconductance	LXTALDRI[1:0] = 00	_	4.88	_	
		LXTALDRI[1:0] = 01	_	7.32	_	μΑ/V
g <sub>m</sub> <sup>(2)</sup>	Oscillator transconductance	LXTALDRI[1:0] = 10	_	14.61	_	
		LXTALDRI[1:0] = 11	_	21.94	-	
		LXTALDRI[1:0] = 00		480		
(1)	Crystal or ceramic operating	LXTALDRI[1:0] = 01		590		^
I <sub>DD(LXTAL)</sub> <sup>(1)</sup>	current	LXTALDRI[1:0] = 10		900		nA
		LXTALDRI[1:0] = 11		1210	I	
		LXTALDRI[1:0] = 00	_	453.9		
1 (1)(4)	Crystal or ceramic startup	LXTALDRI[1:0] = 01		322.7		
tst(LXTAL)(1)(4)	time	LXTALDRI[1:0] = 10	_	220.4	_	ms
		LXTALDRI[1:0] = 11	_	192.4	_	

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

(5) More details about g<sub>m</sub> could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits**.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(3)</sup>  $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S)$ , For  $C_{LXTAL1}$  and  $C_{LXTAL2}$ , it is recommended matching capacitance on OSC32IN and OSC32OUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.

<sup>(4)</sup> tst(LXTAL) is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is set. This value varies significantly with the crystal manufacturer.



Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL_ext</sub> (1)	External clock source or oscillator frequency	V <sub>DD</sub> = 3.3 V		32.768	1000	kHz
V <sub>LXTALH</sub> <sup>(2)</sup>	OSC32IN input pin high level voltage		0.7 V <sub>DD</sub>	_	$V_{DD}$	٧
V <sub>LXTALL</sub> <sup>(2)</sup>	OSC32IN input pin low level voltage		Vss	—	$0.3 \ V_{DD}$	
t <sub>H/L(LXTAL)</sub> (2)	OSC32IN high or low time	1	450	_	I	
t <sub>R/F(LXTAL)</sub> (2)	OSC32IN rise or fall time			_	50	ns
Duty <sub>LXTAL</sub>	Duty cycle	_	30	50	70	%

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Figure 4-3. Recommended external OSCIN and OSCOUT pins circuit for crystal





Figure 4-4. Recommended external OSCIN and OSCOUT pins circuit for oscillator





## 4.8. Internal clock characteristics

Table 4-18. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V <sub>DD</sub> = 3.3 V	_	48		MHz
Drift <sub>IRC48M</sub>	IRC48M oscillator Frequency Drift, Factory-	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{J} = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	_	-0.64 ~ +0.55		%
	trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{J} = 25 ^{\circ}\text{C}$	47.5	_	48.5	MHz
	IRC48M oscillator Frequency accuracy, User trimming step <sup>(1)</sup>	_	_	0.7	_	%
Duty <sub>IRC48M</sub> <sup>(2)</sup>	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDA(IRC48M) <sup>(1)</sup>	IRC48M oscillator operating current	_	_	330		μΑ
t <sub>ST(IRC48M)</sub> <sup>(1)</sup>	IRC48M oscillator startup time	_	_	2.85	_	μs

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Table 4-19. High speed internal clock (IRC64M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IRC64M</sub>	High Speed Internal Oscillator (IRC64M)	V <sub>DD</sub> = 3.3 V	_	64		MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$		-0.19		
	IRC64M oscillator Frequency drift, Factory-	$T_J = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}^{(1)}$	_	~ +0.85	_	%
Drift <sub>IRC64M</sub>	trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	63.68		64.32	MHz
DITTURC 04W		T <sub>J</sub> = 25 °C	00.00		04.02	IVII IZ
	IRC64M oscillator Frequency accuracy,	_	_	0.23	_	%
	User trimming step <sup>(1)</sup> IRC64M oscillator duty					
Duty <sub>IRC64M</sub> (2)	cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDA(IRC64M) <sup>(1)</sup>	IRC64M oscillator	_		500		μA
IDDA(IRC04IVI)	operating current			000		μπ
tst(IRC64M) <sup>(1)</sup>	IRC64M oscillator startup time	-	_	1.95	_	μs

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.



- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Table 4-20. Low power internal clock (LPIRC4M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f <sub>LPIRC4M</sub>	Oscillator (LPIRC4M)	$V_{DD} = 3.3 \text{ V}$	_	4	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$		-0.96		
	LPIRC4M oscillator	$T_J = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}^{(1)}$	_	~	_	%
	Frequency accuracy,	1) = -40 C = 105 C =		+1.02		
ACCI PIRC4M	Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 V$ ,	3.96		4.04	MHz
ACCLPIRC4M		T <sub>J</sub> = 25 °C	3.90		4.04	IVII IZ
	LPIRC4M oscillator					
	Frequency accuracy,	_	_	0.4	_	%
	User trimming step <sup>(1)</sup>					
D <sub>LPIRC4M</sub> (2)	LPIRC4M oscillator duty	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V	45	50	55	%
DLPIRC4M\ /	cycle	VDD - VDDA - 3.3 V	40	30	55	/0
I <sub>DDALPIRC4M</sub> <sup>(1)</sup>	LPIRC4M oscillator			30		
IDDALPIRC4M\**	operating current			30	_	μA
tsulpirc4m <sup>(1)</sup>	LPIRC4M oscillator			1.64		110
LSULPIRC4M(*)	startup time	_		1.04		μs

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Table 4-21. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IRC32K</sub> <sup>(1)</sup>	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$		32	_	kHz
	(IRC32K) frequency	T <sub>J</sub> = -40 °C ~ +85 °C	_			KHZ
t <sub>SUIRC32K</sub> <sup>(2)</sup>	IRC32K oscillator startup			50.72		
	time	_	_	50.72	_	μs

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

#### 4.9. PLL characteristics

Table 4-22. PLL0/1/2 characteristics (wide VCO frequency range)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> (1)	PLL input clock frequency		2	ı	16	MHz
IPLLIN'''	PLL input clock duty cycle	_	10	_	90	%
fvco <sup>(1)</sup>	PLL VCO output clock		100		850	MHz
	frequency	_	100	_	030	IVITZ
t <sub>LOCK</sub> (2)	PLL lock time	_	_	200	500	μs
I <sub>DD</sub> <sup>(2)</sup>	Current consumption on	VCO freq = 800 MHz	_	1.5	_	mA
	$V_{DD}$	VCO freq = 100 MHz	_	0.3	_	IIIA

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.



Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
			f <sub>VCO_OUT</sub> = 100 MHz	_	100	1	
Jitter <sub>PLL</sub> <sup>(2)</sup>	Cycle to cycle Jitter(rms)	fPLL_OUT = fvco_out/10	f <sub>VCO_OUT</sub> = 400 MHz	_	19		
			f <sub>VCO_OUT</sub> = 800 MHz		16		ne
	Period jitter(rms)		f <sub>VCO_OUT</sub> = 100 MHz	_	80	_	ps
			f <sub>VCO_OUT</sub> = 400 MHz	1	12	1	
			f <sub>VCO_OUT</sub> = 800 MHz	_	10		

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.

Table 4-23. PLL0/1/2 characteristics (narrow VCO frequency range)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLL input clock frequency	_		1	_	2	MHz
IPLLIN'''	PLL input clock duty cycle	_		10	_	90	%
f <sub>VCO</sub> <sup>(1)</sup> PLL VCO output clock —			100		500	MHz	
	frequency			100		300	IVITZ
t <sub>LOCK</sub> (2)	PLL lock time	_		١	200	500	μs
I <sub>PLL</sub> <sup>(2)</sup>	Current consumption on	VCO freq		1.2		mA	
IPLL' /	$V_{DD}$	VOO neq	- 300 WII 12		1.2		ША
			f <sub>VCO_OUT</sub> = 500		16		
Jitter <sub>PLL</sub> <sup>(2)</sup>	Cycle to cycle Jitter(rms)	f <sub>PLL_OUT</sub> =	MHz		10		±ps
JILLEI PLL	Cycle to cycle sitter(iiis)	fvco_оuт/10	f <sub>VCO_OUT</sub> = 500	_	10	_	<u>-</u> p3
			MHz		10		

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.

Table 4-24. PLLUSBHS0/1 characteristics(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLL input clock frequency	_	4	_	30	MHz
f <sub>PLLOUT</sub> <sup>(1)</sup>	PLL output clock frequency	_	_	480	_	MHz
f <sub>vco<sup>(1)</sup></sub>	PLL VCO output clock frequency	-	_	480	_	MHz
t <sub>LOCK</sub> (1)	PLL lock time	_	_	100	150	μs
I <sub>DDA</sub> <sup>(2)</sup>	Current consumption on V <sub>DDA</sub>	_		1.7		mA
	Cycle to cycle Jitter(rms)		١	40	_	
Jitter <sub>PLL</sub>	Cycle to cycle Jitter  ( peak to peak)	System clock	_	400	_	ps



- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) Value given with main PLL running.

# 4.10. Memory characteristics

Table 4-25. Flash memory characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	<b>Typ</b> <sup>(1)</sup>	Max <sup>(2)</sup>	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	_	100	_	_	kcycles
	before failure (Endurance)					
t <sub>RET</sub>	Data retention time			20	_	years
t <sub>PROG</sub>	Word programming time	$T_A = -40^{\circ}C \sim +105^{\circ}C$		1	_	ms
terase4kB	Sector(4kB) erase time	$T_A = -40^{\circ}C \sim +105^{\circ}C$		100	_	ms
t <sub>MERASE(1MB)</sub>	Mass erase time	$T_A = -40^{\circ}C \sim +105^{\circ}C$		8	_	s
tmerase(2MB)	Mass erase time	T <sub>A</sub> = -40°C ~ +105 °C		16	_	s
tmerase(3840kB)	Mass erase time	T <sub>A</sub> = -40°C ~ +105 °C		30	_	S

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

## 4.11. NRST pin characteristics

Table 4-26. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(2)</sup>	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	.,
V <sub>IH(NRST)</sub> <sup>(2)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 1.71 \text{ V}$	$0.7~V_{DD}$	_	$V_{DD} + 0.3$	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis	s		300	1	mV
V <sub>IL(NRST)</sub> <sup>(2)</sup>	NRST Input low level voltage		-0.3	_	$0.3~V_{DD}$	· \
V <sub>IH(NRST)</sub> <sup>(2)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis			310	1	mV
V <sub>IL(NRST)</sub> <sup>(2)</sup>	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	.,
V <sub>IH(NRST)</sub> <sup>(2)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis		_	320		mV
R <sub>pu</sub> <sup>(2)</sup>	Pull-up equivalent resistor	_	_	40	_	kΩ


<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.



Figure 4-5. Recommended external NRST pin circuit



## 4.12. **GPIO** characteristics

Table 4-27. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL</sub> <sup>(1)</sup>	I/O input low level voltage	1.71 V < V <sub>DD</sub> < 3.6 V	_		$0.3V_{\text{DD}}$	V
V <sub>IH</sub> <sup>(1)</sup>	I/O input high level voltage	1.71 V <v<sub>DD &lt; 3.6 V</v<sub>	0.7V <sub>DD</sub>	_	_	V
V <sub>HYS</sub> <sup>(1)</sup>	input hysteresis	V <sub>DD</sub> =3.3 V	_	360	_	mV
I <sub>leak</sub>	Input leakage current	$0 < V_{IN} \le V_{DD}$	_	_	±2	μΑ
R <sub>PU</sub> <sup>(1)</sup>	Weak pull-up equivalent	V <sub>IN</sub> = V <sub>SS</sub>		40		kΩ
KPU <sup>(1)</sup>	resistor	VIN = VSS	_	40		K12
R <sub>PD</sub> <sup>(1)</sup>	Weak pull-down equivalent	VIN = VDD		10		kΩ
L'ADV.,	resistor	VIN = VDD	_	40	_	K12

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-28. Output voltage characteristics for all I/Os except PC13, PC14, PC15<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Low level output	V <sub>DD</sub> = 1.71 V	_	0.094	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.058	_	
VoL	$(I_{IO} = +8 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	0.057	_	
(IO_speed=max)	Low level output	V <sub>DD</sub> = 1.71 V	_	0.253	_	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	0.15	_	
	(I <sub>IO</sub> = +20 mA)	V <sub>DD</sub> = 3.6 V	_	0.147	_	V
	High level output	V <sub>DD</sub> = 1.71 V	_	1.6	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.226	_	
Vон	$(I_{IO} = +8 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	3.529	_	
(IO_speed=max)	High level output	V <sub>DD</sub> = 1.71 V	_	1.423	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.114	_	
	(I <sub>IO</sub> = +20 mA)	V <sub>DD</sub> = 3.6 V	_	3.416	_	
VoL	Low level output	V <sub>DD</sub> = 1.71 V	_	0.139	_	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
(IO_speed=85MHz)	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.083	_	
	$(I_{10} = +8 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	0.08	_	
	Low level output	V <sub>DD</sub> = 1.71 V	_	0.404	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.209	_	
	(I <sub>IO</sub> = +20 mA)	V <sub>DD</sub> = 3.6 V	_	0.204	_	
	High level output	V <sub>DD</sub> = 1.71 V	_	1.547	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.197	_	
V <sub>он</sub>	$(I_{IO} = +8 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	3.5	_	
(IO_speed=85MHz)	High level output	V <sub>DD</sub> = 1.71 V	_	1.254	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.037	_	
	(I <sub>IO</sub> = +20 mA)	V <sub>DD</sub> = 3.6 V	_	3.342	_	
	Low level output	V <sub>DD</sub> = 1.71 V	_	0.162	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.092	_	
Vol	$(I_{IO} = +8 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	0.091	_	
(IO_speed=60MHz)	Low level output	V <sub>DD</sub> = 1.71 V	_	0.359		
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.188		
	(I <sub>IO</sub> = +16 mA)	V <sub>DD</sub> = 3.6 V	_	0.184	_	1 ,
	High level output	V <sub>DD</sub> = 1.71 V	_	1.523	_	V
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.181	_	
Vон	$(I_{IO} = +8 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	3.484	_	
(IO_speed=60MHz)	High level output	V <sub>DD</sub> = 1.71 V	_	1.298	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.060	_	
	(I <sub>IO</sub> = +16 mA)	V <sub>DD</sub> = 3.6 V	_	3.367	_	
	Low level output	V <sub>DD</sub> = 1.71 V	_	0.052	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.029	_	
VoL	$(I_{IO} = +1 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	0.028	_	
(IO_speed=12MHz)	Low level output	V <sub>DD</sub> = 1.71 V	_	0.235	_	V
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	0.119	_	
	$(I_{IO} = +4 \text{ mA})$	V <sub>DD</sub> = 3.6 V	_	0.116	_	
	High level output	V <sub>DD</sub> = 1.71 V	_	1.647	_	
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.26	_	
V <sub>OH</sub>	(I <sub>IO</sub> = +1 mA)	V <sub>DD</sub> = 3.6 V	_	3.562	_	
(IO_speed=12MHz)	High level output	V <sub>DD</sub> = 1.71 V	_	1.437	_	V
	voltage for an IO Pin	V <sub>DD</sub> = 3.3 V	_	3.142	_	
	(I <sub>IO</sub> = +4 mA)	V <sub>DD</sub> = 3.6 V		3.451		

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

Table 4-29. Output timing characteristics (IOSPDOP OFF) (3)(4)

Speed	Symbol	Parameter	Conditions		Тур	Max	Unit
00 tr/tf <sup>(2)</sup>	Output high to low	$2.5 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, C_L = 50 \text{ pF}$		7.66		20	
	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF		17.38	_	ns	

<sup>(2)</sup> All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current.



Speed	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		output low to high	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 30 pF		3.98	_	
		level rise time	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	13.72	_	
			2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 10 pF	_	2.79	_	
			1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF	_	9.33	_	
			2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 50 pF	_	3.6	_	
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF	_	4.5	_	
01 tr/tf <sup>(2)</sup>	level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 30 pF	_	2.6	_		
01	Lr/Li(2)	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	3.38	_	ns
		level rise time	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 10 pF	_	1.64	_	
			1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF	_	2.43	_	
			2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 50 pF	_	3.3	_	
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF	_	3.5	_	
10	tr/tf <sup>(2)</sup>	level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 30 pF	_	2.5	_	
10	Lr/Li(2)	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	2.6	_	ns
		level rise time	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 10 pF	_	1.5	_	
			1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF	_	1.7	_	
			2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 50 pF	_	3.3	_	
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF	_	3.5	_	
11 tr/tf	4/4 <b>.6</b> (2)	level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 30 pF	_	2.5	_	
	u/u <sup>2</sup> /	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	2.6		ns
		level rise time	2.5 V ≤ VDD ≤ 3.6 V, C <sub>L</sub> = 10 pF	_	1.5	_	
			1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF	_	1.7	_	

<sup>(1)</sup> The maximum frequency is defined with the following conditions: (tr+tf)  $\leq$  2/3 T Skew  $\leq$  1/20 T 45% < Duty cycle < 55%

Table 4-30. Output timing characteristics (IOSPDOP ON) (1)(3)(4)

Speed	Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF	_	16.5	_	
00	tr/tf <sup>(2)</sup>	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	11.1		ns
	,	output low to high	4 74 V < V/DD < 2 5 V C = 40 pc		0.1		
		level rise time	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF		8.1		
	Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF		4	_		
01	tr/tf <sup>(2)</sup>	level fall time and	$1.71 \text{ V} \le \text{VDD} \le 2.5 \text{ V}, C_L = 30 \text{ pF}$		2.9	_	ns
01	u/u·	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF		2		113
		level rise time	1.71 V 3 V D D 3 2.0 V, OL - 10 pi				
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 50 pF	_	3.8	_	
10	tr/tf <sup>(2)</sup>	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 30 pF	_	2.8	_	ns
10	u/u·/	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF		1.8		113
		level rise time	2.5 V, GL - 10 pr		1.0		
11	tr/tf <sup>(2)</sup>	Output high to low	$1.71 \text{ V} \le \text{VDD} \le 2.5 \text{ V}, C_L = 50 \text{ pF}$	_	3.5	_	ns

<sup>(2)</sup> The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

<sup>(3)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(4)</sup> The data is for reference only, and the specific values are related to PCB Layout.



Speed	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		level fall time and	$1.71 \text{ V} \le \text{VDD} \le 2.5 \text{ V}, C_L = 30 \text{ pF}$		2.6		
		output low to high level rise time	1.71 V ≤ VDD ≤ 2.5 V, C <sub>L</sub> = 10 pF		1.6	_	

- The maximum frequency is defined with the following conditions: (tr+tf) ≤ 2/3 T Skew ≤ 1/20 T 45% < Duty cycle < 55%</li>
- (2) The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- (3) Value guaranteed by characterization, not 100% tested in production.
- (4) The data is for reference only, and the specific values are related to PCB Layout.

#### 4.13. 14-bit ADC characteristics

Table 4-31. 14-bit ADC characteristics

Symbol	Parameter		Conditions			Min	Тур	Max	Unit
V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage		_			1.8	_	3.6	V
V <sub>REFP</sub> (2)	Positive		V <sub>DDA</sub> ≥ 2.4 V			2.4	_	$V_{DDA}$	V
V REFP(=/	Reference Voltage		$V_{DDA} < 2.4 V$			1.8	_	$V_{DDA}$	V
V <sub>REFN</sub> (2)	Negative						$V_{SSA}$		V
V REFN'-	Reference Voltage		_				VSSA		V
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$			0.1		72	MHz
			$2.7 \text{ V} \le \text{V}_{\text{REFP}} \le \text{V}_{\text{DDA}}$			0.1		12	IVII IZ
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock		$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$			0.1		54	MHz
IADC	ADO CIOCK		$2.4 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$			0.1		J-7	1011 12
			$1.8 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.4 \text{ V}$			0.1		36	MHz
			1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>			0.1		30	1011 12
			2.7 V ≤ V <sub>DDA</sub> ≤ 3.6 V	f <sub>ADC</sub> =	SMP	_		4	
			2.7 V ≤ V <sub>REFP</sub> ≤V <sub>DDA</sub>	72 MHz	= 3.5			7	
		Resolution =	$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$	f <sub>ADC</sub> =	SMP	_		3	
		14 bits	2.4 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	54 MHz	= 3.5			Ů	
			$1.8 \text{ V} \leq \text{V}_{\text{DDA}} \leq 2.4 \text{ V}$	f <sub>ADC</sub> =	SMP	+ +	_	2	
			1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	36 MHz	= 3.5				
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	f <sub>ADC</sub> =	SMP	_		4.5	
			2.7 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	72 MHz	= 3.5			1.0	
fs <sup>(1)</sup>	Sampling rate	Resolution =	$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$	f <sub>ADC</sub> =	SMP	_		3 37	MSPS
.0	Camping rate	12 bits	2.4 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	54 MHz	= 3.5			0.01	
			$1.8 \text{ V} \le \text{V}_{\text{DDA}} \le 2.4 \text{ V}$	f <sub>ADC</sub> =	SMP	_		2.25	
			1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	36 MHz	= 3.5			2.20	
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	f <sub>ADC</sub> =	SMP	_	_	5.14	
			2.7 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	72 MHz	= 3.5			0.11	
		Resolution =	$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$	f <sub>ADC</sub> =	SMP	_	_	3.85	
		10 bits	2.4 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	54 MHz	= 3.5			2.50	
			$1.8 \text{ V} \le \text{V}_{\text{DDA}} \le 2.4 \text{ V}$		SMP	_	_	2.57	
			1.8 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	36 MHz	= 3.5				



	_		Conditions						
Symbol	Parameter		Conditions	T	ı	Min	Тур	Max	Unit
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	f <sub>ADC</sub> =	SMP	_		6	
			2.7 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	72 MHz	= 3.5				
		Resolution =	2.4 V ≤ V <sub>DDA</sub> ≤ 2.7 V	f <sub>ADC</sub> =	SMP			4.5	
		8 bits	2.4 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>	54 MHz	= 3.5			4.5	
			1.8 V ≤ V <sub>DDA</sub> ≤ 2.4 V	f <sub>ADC</sub> =	SMP			3	
			$1.8 \text{ V} \le \text{V}_{\text{REFP}} \le \text{V}_{\text{DDA}}$	36 MHz	= 3.5			3	
t <sub>TRIG</sub> (1)	External trigger		Resolution = 14 bits					18	1/ f <sub>ADC</sub>
URIG	period							10	17 TADC
V <sub>AIN</sub> <sup>(1)</sup>	Conversion					0		V <sub>REFP</sub>	\ \
VAIN	voltage range		_			O		VREFP	V
	Common mode					V <sub>REFP</sub> /	V <sub>REFP</sub> /	V <sub>REFP</sub> /	
$V_{\text{CMIV}}^{(1)}$	input voltage	_				2-	2 × REFP/	2+10	V
	iliput voitage					10%		%	
		Resolution = 14 bits					_	84.4	
R <sub>AIN</sub> <sup>(1)</sup>	External input	Resolution = 12 bits					_	96.5	kΩ
I VAIN 7	impedance	Resolution = 10 bits						112	1132
		Resolution = 8 bits					_	135	
R <sub>ADC</sub> <sup>(1)</sup>	Internal resistance						150	_	Ω
C <sub>ADC</sub> <sup>(1)</sup>	Input sampling						12		pF
CADC	capacitance		_				12	_	рг
t <sub>STAB</sub>	ADC Power-up					1			110
LSTAB	time		_			ļ			μs
t <sub>CAL</sub> <sup>(1)</sup>	Offset and linearity						TBD		1/f <sub>ADC</sub>
tCAL* /	calibration time		_				100		THADC
t <sub>OFF</sub> _	Offset calibration						TBD		1/f <sub>ADC</sub>
CAL <sup>(1)</sup>	time	<del>-</del>					טטו		THADC
t <sub>s</sub> (1)	Sampling time	_					_	810.5	1/f <sub>ADC</sub>
	Total conversion								
t <sub>CONV</sub> <sup>(1)</sup>	time (including		N+4	.	_	1/f <sub>ADC</sub>			
	sampling time)								

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

$$\textit{Equation 1:} \; \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad \mathsf{R}_{\mathsf{AIN}} < \frac{\mathsf{T}_{\mathsf{s}}}{\mathsf{f}_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \mathsf{ln}(2^{\mathsf{N}+2})} - \; \mathsf{R}_{\mathsf{ADC}}$$

The formula above *Equation 1* is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 14 (from 14-bit resolution).

Table 4-32. ADC R<sub>AIN</sub> max for  $f_{ADC}$  = 72 MHz (14-bit ADC) <sup>(1)(2)</sup>

Resolution	Sampling cycles @ 72 MHz	R <sub>AIN</sub> max (kΩ)
	3.5	0.21
14 bits	6.5	0.52
	12.5	1.15

<sup>(2)</sup> Depending on the package, VREFP can be internally connected to VDDA and VREFN to VSSA.



	- I					
Resolution	Sampling cycles @ 72 MHz	R <sub>AIN</sub> max (kΩ)				
	24.5	2.40				
	47.5	4.80				
	92.5	9.50				
	247.5	25.6				
	810.5	84.4				
	3.5	0.26				
	6.5	0.62				
	12.5	1.34				
10 hito	24.5	2.77				
12 bits	47.5	5.51				
	92.5	10.8				
	247.5	29.3				
	810.5	96.5				
	3.5	0.33				
	6.5	0.75				
	12.5	1.58				
10 hita	24.5	3.25				
10 bits	47.5	6.45				
	92.5	12.7				
	247.5	34.2				
	810.5	112				
	3.5	0.43				
	6.5	0.93				
	12.5	1.93				
8 bits	24.5	3.94				
o DitS	47.5	7.78				
	92.5	15.2				
	247.5	41.1				
	810.5	135				

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-33. 14-bit ADC accuracy<sup>(1)</sup>

Symbol	Parameter	Test conditions	Тур	Max	Unit
ET	Total unadjusted arror	Single ended	TBD	TBD	
	Total unadjusted error	Differential	TBD	TBD	
	Offset error	Single ended	TBD	TBD	LSB
EO		Differential	TBD	TBD	LOD
EG	Gain error	Single ended	TBD	TBD	
		Differential	TBD	TBD	

<sup>(2)</sup> The R<sub>AIN</sub> value was calculated by theory and stray capacitance of actual pcb has not been taken into account.




DNL	Differential linearity	Single ended	TBD	TBD	
DINL	error Differential		TBD	TBD	
INL	Integral linearity error	Single ended	TBD	TBD	
IINL	Integral linearity error	Differential	TBD	TBD	
ENOB	Effective number of bits	Single ended	TBD	_	Bits
ENOB	Effective number of bits	Differential	TBD	_	DIIS
SNDR	Signal-to-noise and	Single ended	TBD	_	
SNDK	distortion ratio	Differential	TBD	_	
SNR	Signal to poigo ratio	Single ended	TBD	_	dB
SINK	Signal-to-noise ratio	Differential	TBD	_	uБ
THD	Total harmonic	Single ended	TBD	_	
טחו	distortion	Differential	TBD		

<sup>(1)</sup> Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

## 4.14. 12-bit ADC characteristics

Table 4-34. 12-bit ADC characteristics

Symbol	Parameter		С	ondition	s		Min	Тур	Max	Unit	
$V_{DDA}^{(1)}$	Operating voltage			_			1.71	_	3.6	V	
V <sub>REFP</sub> <sup>(2)</sup>	Positive Reference Voltage		Vı	<sub>DDA</sub> ≥ V <sub>RE</sub>	FP		1.71	_	V <sub>DD</sub>	V	
V <sub>REFN</sub> <sup>(2)</sup>	Negative Reference Voltage		_					Vssa			
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock		$1.71 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.6 \text{ V}$ $2.4 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$						80	MHz	
IADC <sup>(*)</sup>	ADC CIOCK		1.71 V ≤ V <sub>DDA</sub> ≤ 2.4 V 1.71 V ≤ V <sub>REFP</sub> ≤ V <sub>DDA</sub>				0.1	_	60	MHz	
		R	Resoluti	$2.4 \text{ V} \le$ $\text{V}_{\text{DDA}} \le$ $3.6 \text{ V}$ $2.4 \text{ V} \le$ $\text{V}_{\text{REFP}} \le$ $\text{V}_{\text{DDA}}$	-40 °C	f <sub>ADC</sub> = 80 MHz	SMP	_	_	5.3	Mene
fs <sup>(1)</sup>	<del>-</del>	on = 12 bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ $2.4 \text{ V}$ $1.71 \text{ V} \leq$ $V_{REFP} \leq$ $V_{DDA}$	≤ Tյ≤ 125 °C	f <sub>ADC</sub> = 60 MHz	= 2.5	_	_	4	MSPS	





Symbol	Parameter		C		Min	Тур				
C J	, aramotol		2.4	ondition				. 36	max	J.III
		Resoluti	V≤V <sub>DDA</sub> ≤3 .6 V 2.4 V≤V <sub>REFP</sub> ≤ V <sub>DDA</sub>	–40 °C ≤ TJ≤	f <sub>ADC</sub> = 80 MHz	SMP		_	6.1	
		on = 10 bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ $2.4 \text{ V}$ $1.71 \text{ V} \leq$ $V_{REFP} \leq$ $V_{DDA}$	125 °C	f <sub>ADC</sub> = 60 MHz	= 2.5			4.6	
		Resoluti	$2.4 \text{ V} \le V_{\text{DDA}} \le 3.6 \text{ V}$ $2.4 \text{ V} \le V_{\text{REFP}} \le V_{\text{DDA}}$	–40 °C ≤ T <sub>J</sub> ≤	f <sub>ADC</sub> = 80 MHz	SMP			7.2	
		bits	$1.71 \lor \le V_{DDA} \le 2.4 \lor 1.71 \lor \le V_{REFP} \le V_{DDA}$	125 °C	f <sub>ADC</sub> = 60 MHz	= 2.5			5.4	
		Resoluti	$2.4 \text{ V} \le$ $\text{V}_{\text{DDA}} \le$ $3.6 \text{ V}$ $2.4 \text{ V} \le$ $\text{V}_{\text{REFP}} \le$ $\text{V}_{\text{DDA}}$	–40 °C ≤ Tյ ≤	f <sub>ADC</sub> = 80 MHz	SMP			8.8	
		bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ $2.4 \text{ V}$ $1.71 \text{ V} \leq$ $V_{REFP} \leq$ $V_{DDA}$	125 °C	f <sub>ADC</sub> = 60 MHz	= 2.5	_	_	6.6	
t <sub>TRIG</sub> (1)	External		Reso	lution = 1	2 bits			_	15	1/f <sub>ADC</sub>
	trigger period		resolution – 12 bits							
Vain	Conversion voltage range			_			0	_	V <sub>REF</sub>	٧



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Common		V <sub>REFP</sub> /	V <sub>REFP</sub> /	$V_{REF}$	
Vcmiv	mode input	_	2-	2 × REFP/	P/2-	
	voltage		10%	2	10%	
	F. 4	Resolution = 12 bits	_	_	109	
В	External	Resolution = 10 bits	_	_	128	kΩ
R <sub>AIN</sub>	input	Resolution = 8 bits	_	_	153	K12
	impedance	Resolution = 6 bits	_	_	192	
В	Internal			250		Ω
R <sub>ADC</sub>	resistance	_		250	_	12
	Input			7.5		٠.
CADC	capacitance	_		7.5	_	pF
	ADC Power-			1		110
t <sub>STAB</sub>	up time	_	-	'		μs
	Offset					
toff_cal	calibration	_	46	_	_	1/f <sub>ADC</sub>
	time					
ts	Sampling		2.5		640.	1/f <sub>ADC</sub>
ιs	time	_	2.5		5	I/IADC
	Total					
	conversion					
4	time	Resolution = N bits				1/ f <sub>ADC</sub>
tconv	(including			_	_	I/ IADC
	sampling					
	time)					

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Depending on the package,  $V_{\text{REFP}}$  can be internally connected to  $V_{\text{DDA}}$  and  $V_{\text{REFN}}$  to  $V_{\text{SSA}}$ .
- (3) Value guaranteed by characterization, not 100% tested in production.

Table 4-35. ADC  $R_{AIN}$  max for  $f_{ADC}$  = 80 MHz (12-bit ADC)  $^{(1)(2)}$ 

Resolution	Sampling cycles @ 80 MHz	R <sub>AIN</sub> max (kΩ)
	2.5	0.17
	6.5	0.86
	12.5	1.89
10 hita	24.5	3.95
12 bits	47.5	7.90
	92.5	15.6
	247.5	42.2
	640.5	109
	2.5	0.25
10 bits	6.5	1.05
TO DIES	12.5	2.25
	24.5	4.65



Resolution	Sampling cycles @ 80 MHz	R <sub>AIN</sub> max (kΩ)	
	47.5	9.26	
	92.5	18.2	
	247.5	49.3	
	640.5	128	
	2.5	0.35	
	6.5	1.31	
	12.5	2.75	
O bita	24.5	5.64	
8 bits	47.5	11.1	
	92.5	21.9	
	247.5	59.2	
	640.5	153	
	2.5	0.50	
	6.5	1.70	
	12.5	3.50	
C hita	24.5	7.11	
6 bits	47.5	14.0	
	92.5	27.5	
	247.5	74.1	
	640.5	192	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-36. ADC dynamic accuracy at  $f_{ADC} = 60$  MHz  $V_{REFP} = 1.8$   $V^{(1)(2)}$ 

Symbol	Parameter	Test conditions		Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	_	10.9	-	bits
ENOB	Effective number of bits		Differential	_	11.4	_	DILS
SNDR	Signal-to-noise and	f <sub>ADC</sub> = 60 MHz	Single ended	_	67.5	_	
SNUK	distortion ratio	V <sub>REFP</sub> = 1.8 V	Differential	_	70.7	_	
CND	0: 14 : "	Input Frequency = 20	Single ended	_	67.6	_	dB
SNR	Signal-to-noise ratio	kHz	Differential	_	70.8	_	αь
TUD	Total harmonic		Single ended	_	-83.1	_	
THD	distortion		Differential	_	-86.6	_	

 $<sup>(1) \</sup>quad \text{Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.}$ 

Table 4-37. ADC dynamic accuracy at  $f_{ADC}$  = 80 MHz  $V_{REFP}$  = 2.4  $V^{(1)(2)}$ 

Symbol	Parameter Test conditions		ions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 80 MHz	Single ended		11.1	_	bits
ENOB	Effective fluffiber of bits	V <sub>REFP</sub> = 2.4 V	Differential	_	11.6	_	DILS
SNIDD	Signal-to-noise and	Input Frequency = 20	Single ended	_	68.7	_	dB
SNDR	distortion ratio	kHz	Differential		71.6	_	ub

<sup>(2)</sup> The R<sub>AIN</sub> value was calculated by theory and stray capacitance of actual pcb has not been taken into account.

<sup>(2)</sup> The test was carried out under the LDO power supply mode.

	Symbol	bol Parameter Test conditions		Min	Тур	Max	Unit	
	CNID	Cignal to paigo ratio		Single ended		68.8		
SNF	SINK	Signal-to-noise ratio		Differential	_	71.7	_	
	THD	Total harmonic		Single ended	_	-83.6	_	
	וחט	distortion		Differential	_	-86.8	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-38. ADC dynamic accuracy at  $f_{ADC} = 80 \text{ MHz } V_{REFP} = 3.3 \text{ V}^{(1)(2)}$ 

Symbol	Parameter	Test condit	Test conditions		Тур	Max	Unit
ENOB	Effective number of bits		Single ended	_	11.1	_	bits
ENOB	Effective fluffiber of bits		Differential	_	11.5	_	DILS
SNDR	Signal-to-noise and	f <sub>ADC</sub> = 80 MHz	Single ended	_	68.5	_	
SINDK	distortion ratio	$V_{REFP} = 3.3 V$	Differential	_	71.5	_	
CND	0: 11 : "	Input Frequency = 20	Single ended	_	68.6	_	dB
SNR	Signal-to-noise ratio	kHz	Differential	_	71.6	_	uБ
TUD	Total harmonic		Single ended	_	-83.3	_	
THD	distortion		Differential	_	-85.9	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-39. ADC static accuracy at  $f_{ADC}$  = 60 MHz  $V_{REFP}$  = 1.8  $V^{(1)(2)}$ 

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error		Single ended	±1.5	_	
	Oliset error	f <sub>ADC</sub> = 60 MHz	Differential	±0.5	_	
	Differential linearity	V <sub>REFP</sub> = 1.8 V	Single ended	+1.1 / -1	_	LCD
DNL	error	Input Frequency = 1	Differential	±0.9	_	LSB
INII	Integral linearity error	kHz	Single ended	±0.8	_	
INL	Integral linearity error		Differential	±1	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-40. ADC static accuracy at  $f_{ADC}$  = 80 MHz  $V_{REFP}$  = 2.4  $V^{(1)(2)}$ 

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error		Single ended	±1	_	
	Oliset error	f <sub>ADC</sub> = 80 MHz	Differential	±0.5	_	
	Differential linearity	V <sub>REFP</sub> = 2.4 V	Single ended	±0.7	_	LSB
DNL	error	Input Frequency = 1	Differential	±0.5	_	LSD
INL	Integral linearity error	kHz	Single ended	±1.2	_	
	Integral linearity error		Differential	±1.2	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-41. ADC static accuracy at  $f_{ADC}$  = 80 MHz  $V_{REFP}$  = 3.3  $V^{(1)(2)}$ 

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error	f <sub>ADC</sub> = 80 MHz	Single ended	±1		LSB

			V <sub>REFP</sub> = 3.3 V	Differential	±0.5	_	
DNL	Differential linearity	Input Frequency = 1	Single ended	±0.5			
	DINL	error	kHz	Differential	±0.5	_	
	INL	Integral linearity arror		Single ended	±1.5		
IINL		Integral linearity error		Differential	±0.9		

<sup>(1)</sup> Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

## 4.15. High-precision temperature sensor characteristics

Table 4-42. High-precision temperature sensor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>25</sub> <sup>(1)</sup>	Uncalibrated Offset	$T_J = 25^{\circ}C$	_	1005.62	_	mV
E <sub>OFF</sub> <sup>(1)</sup>	Uncalibrated Offset Error	$T_J = 25^{\circ}C$	_	1.5	_	mV
Avg_Slope <sup>(1)</sup>	Average slope	_	_	3.3	_	mV/°C
E <sub>M</sub> <sup>(1)</sup>	Slope Error	_	_	30	_	μV/°C
L INI(2)	Lincarity	$T_J = -40  ^{\circ}\text{C}$ to		1.5		°C
LIN <sup>(2)</sup>	Linearity	125 °C		1.5	_	
+	ADC sampling time when		10			110
t <sub>s_temp</sub>	reading the temperature		10			μs
t <sub>ON</sub> <sup>(1)</sup>	Turn-on Time	$f_{ADC} = 5 MHz,$		37.8		
ton	Turri-on time	$t_{s\_temp}$ = 10 $\mu s$	_	37.0	_	μs
	Temp Sensor Error Using	T <sub>.1</sub> = -40 °C to				
ETOT <sup>(1)(3)</sup>	Typical Slope and	1) = -40 °C to	_	-2~4	_	°C
	Factory-Calibrated Offset	125 °C				

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-43. High-precision temperature sensor calibration values

Symbol	Parameter	Memory address
HPTS CAL	High-precision temperature sensor raw	0x1FF0F7C4
TIF 13_CAL	data acquired value at 25°C,V <sub>REFP</sub> = 3.3 V	0.817707764

## 4.16. Temperature sensor characteristics

Table 4-44. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature		±3.5	_	°C
Avg_Slope	Average slope	_	1.84	_	mV/°C
V <sub>25</sub>	Voltage at T <sub>J</sub> = 25 °C	_	0.66	_	V
t <sub>S_temp</sub> (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(2)</sup> The test was carried out under the LDO power supply mode.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(3)</sup> The error is the average result of 100 times and represents the chip junction temperature error. The chip self-heating shall be considered when testing ambient temperature



(2) Shortest sampling time can be determined in the application by multiple iterations.

Table 4-45. Temperature sensor calibration values

Symbol	Parameter	Memory address	
TO CALA	Temperature sensor raw data acquired	0×45505700	
TS_CAL1	value at 25 °C,V <sub>REFP</sub> = 3.3 V	0x1FF0F7C0	
TS CAL2	Temperature sensor raw data acquired	0x1FF0F7C2	
T3_CAL2	value at -40 °C,V <sub>REFP</sub> = 3.3 V	0x1FF0F7G2	

## 4.17. Low power digital temperature sensor characteristics

Table 4-46. Low power digital temperature sensor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(2)}$	Supply voltage	_	1.71	3.3	3.6	V
f <sub>DTS</sub> <sup>(1)</sup>	Output Clock frequency	_	626	798	1030	kHz
T <sub>LC</sub> <sup>(1)</sup>	Temperature linearity coefficient	1	1307	2340	2744	Hz/°C
T <sub>TOTAL</sub> (ERROR) <sup>(1)</sup>	Temperature offset	T <sub>J</sub> = -40 °C to 25 °C	-6.4		2.4	°C
1 TO INECEPTION	measurement	T <sub>J</sub> = 25 °C to T <sub>J</sub> max	-10.6	_	1.3	
twake_up(2)	Wake-up time from off state until DTS ready bit is set	_	_	352	_	μs
ILPDTS <sup>(1)</sup>	LPDTS consumption	_	_	26	_	μA

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.

## 4.18. Voltage reference buffer characteristics

Table 4-47. Voltage reference buffer characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
		Normal	VREFS = 00	2.8	3.3	3.6	
		mode,	VREFS = 01	2.4	_	3.6	
		V <sub>DDA</sub> =	VREFS = 10	2.1	_	3.6	
\/	Cupply voltage	3.3V	VREFS = 11	1.8	_	3.6	
$V_{DDA}$	Supply voltage		VREFS = 00	1.71	_	2.8	
		Degraded	VREFS = 01	1.71	_	2.4	V
		mode	VREFS = 10	1.71	_	2.1	V
			VREFS = 11	1.71	_	1.8	
		Normal	VREFS = 00	2.493	2.5	2.507	
$V_{REFBUF_O}$	Voltage Reference	mode, at	VREFS = 01	2.052	2.0585	2.065	
UT	Buffer Output	3.3 V,	VREFS = 10	1.801	1.8072	1.814	
		-40 ~	VREFS = 11	1.502	1.5065	1.512	

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.



	SB02117 07 AX Batasino						
Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
		85 °C <sup>(2)</sup>					
			VREFS = 00	V <sub>DDA</sub> -50mV	_	$V_{DDA}$	
		Dd. d	VREFS = 01	V <sub>DDA</sub> -50mV		V <sub>DDA</sub>	
		Degraded	VREFS = 10	V <sub>DDA</sub> -50mV	_	$V_{DDA}$	
		mode	VREFS = 11	V <sub>DDA</sub> -		$V_{DDA}$	
			VKEFS - II	210mV	_		
TRIM	Trim step resolution		_	_	0.14	0.152	%
CL	Load capacitor		_	0.5	1	1.5	μF
ESR	Equivalent Serial					2	Ω
ESK	Resistor of CL		_		_	2	12
ILOAD	Load current		_	_	_	4	mA
		CL = 0.5 µF	_	_	546	_	
tstart	Start-up time	CL = 1 μF	_	_	546	_	μs
		CL = 1.5 μF	_	_	546	_	
IDDA	VREFBUF	ILOAD = 0	_	_	75.4	88.4	
(V <sub>REFBUF</sub> )	consumption from	μA					μΑ
	$V_{DDA}$	ILOAD = 500	_	_	75.7	88.8	
		μA					
		ILOAD = 4	_	_	75.8	89.1	
		mA					
	Control of maximum						
IINRUSH	DC current drive on				11		mA
IIINKUSH	VREFBUF_OUT during		_		11		1117
	startup phase						
		2.8 V ≤	lload = 500 μA	_	236	_	ppm
Regu <sub>(LINE)</sub>	Line regulation	VDDA≤3.6			264		/V
		V	Iload = 4 mA	_		_	, ,
Regu <sub>(LOAD</sub>		500 μA ≤					ppm
)	Load regulation	ILOAD ≤ 4	Normal mode	_	66		/ mA
,		mA					,, .
						Tcoeff(	ppm
T <sub>COEFF</sub>	Temperature drift	−40 °C	< TJ < +125 °C	_	_	V <sub>REFINT)</sub>	/°C
						+30	
PSRR	Power supply	DC			65	_	dB
	rejection	100 kHz	_	_	35		

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.



## 4.19. CMP characteristics

Table 4-48. CMP characteristics(1)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
$V_{DDA}$	Operating voltage	_	_	1.71	3.3	3.6	٧
Vin	Input voltage range	_		0	_	V <sub>DDA</sub>	٧
Vsc	Scaler offset voltage	_	_	_	3.5	11	mV
IDDA (OGALED)	Scaler static consumption	BRG_EN=0 (b	oridge disable)	_	200	226	
IDDA(SCALER)	from VDDA	BRG_EN=1 (b	oridge enable)	_	800	942	μA
tstart_scaler	Scaler startup time	_	_		_	120	μs
	Propagation delay for 200	Ultra-low p	ower mode	_	612	1217	ns
	mV step with 100 mV	Medium po	ower mode	_	102	165	ns
	overdrive	High speed	power mode	_	32.4	54	ns
$t_D^{(2)}$	Propagation delay for	Ultra-low p	ower mode	_	930	1650	ns
	step > 200 mV with 100	Medium po	ower mode	_	127	178	ns
	mV overdrive only on positive inputs	High speed	power mode	_	35.4	58	ns
	Comparator startup time to	High-spe	ed mode	_	_	1.4	
t <sub>START</sub>	reach propagation delay			_	_	2.1	μs
	specification			_	_	11.6	
			Static	_	419	434	
		Ultra-low power mode	With 50 kHz ±100 mV overdrive square signal		1890		nA
			Static	_	4.25	4.30	
IDDA(CMP)	Current consumption from VDDA	Medium power mode	With 50 kHz ±100 mV overdrive square signal	_	3.95	_	4
			Static	_	45.4	46.2	μΑ
		High speed power mode	With 50 kHz ±100 mV overdrive square signal	_	40.5	_	
V <sub>offset</sub>	Offset error	_	_	_	4	18	mV
		No Hys	steresis	_	0	_	
V		Low Hy	steresis	7	10	17	
$V_{hyst}$	Hysteresis Voltage	Medium H	lysteresis	15	20	34	mV
		High Hy	steresis	23	30	52	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.



## 4.20. Temperature and VBAT monitoring

Table 4-49. VBAT monitoring characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for VBAT		25	_	kΩ
Q	Ratio on VBAT measurement		4	_	_
Er	Error on Q	-10	_	+10	%
tsample(vbat)	ADC sampling time when reading VBAT input	10	_	_	μs
V <sub>BAT</sub> (high)	High supply monitoring	_	3.56	_	V
V <sub>BAT(low)</sub>	Low supply monitoring	_	1.36	_	V

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-50. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
D D	Pottory oborging register	VCRSEL = 0	_	5	_	kΩ
R <sub>BC</sub>	Battery charging resistor	VCRSEL = 1	_	1.5	_	K12

Table 4-51. Temperature monitoring characteristics<sup>(1)</sup>

Symbol	Parameter		Тур	Max	Unit
TEMPhigh	High temperature monitoring	_	120	_	°C
TEMPlow	Low temperature monitoring	_	-27	_	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

### 4.21. DAC characteristics

Table 4-52. DAC characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>DDA</sub>	Operating voltage			1.8	3.3	3.6	V
V <sub>REFP</sub>	Positive Reference Voltage	_		1.8	_	$V_{DDA}$	V
V <sub>REFN</sub>	Negative Reference Voltage	1		l	Vssa		V
D (1)	Resistive load	Resistive load with	connected to V <sub>SSA</sub>	5		_	kΩ
R <sub>LOAD</sub> <sup>(1)</sup>	Resistive load	buffer ON	connected to V <sub>DDA</sub>	5	_	_	K12
Ro <sup>(1)</sup>	Impedance output	Impedance output w OFF	Impedance output with buffer OFF		ı	15	kΩ
R <sub>BON</sub> <sup>(1)</sup>	Output impedance sample and hold mode, output buffer ON	DAC output buffer ON		1		1.5	kΩ
R <sub>BOFF</sub> <sup>(1)</sup>	Output impedance sample and hold mode, output buffer OFF	DAC output buffer OFF		_	_	1.5	K77



Symbol	Parameter	Conditions	DOZITI	Min	Тур	Max	Unit
C <sub>LOAD</sub> <sup>(1)</sup>	- Conditional	DAC output buffe				50	pF
C <sub>SH</sub> <sup>(1)</sup>	Capacitive load	Sample and Hold			0.1	1	μF
	Voltage on DAC_OUT	DAC output buffe		0.2	——————————————————————————————————————	V <sub>DDA</sub> -	γ· ∨
VDAC_OUT	output	DAC output buffer	r OFF	0	l	V <sub>DDA</sub> -	>
	Settling time (full scale: for	Normal mode, DAC	±1 LSB	_	1.06	_	
	a 12-bit code transition	output buffer ON, CL	±2 LSB	_	0.38	8 —	
	between the lowest and the	≤ 50 pF,	±4 LSB	_	0.33	_	
t <sub>SETTLING</sub> (1)	highest input codes when	RL≥5kΩ	±8 LSB	_	0.30	_	
ISETTLING 7	DAC_OUT reaches the final value of ±0.5 LSB, ±1 LSB, ±2 LSB, ±4 LSB, ± 8 LSB)	•	Normal mode, DAC output buffer OFF, ±1LSB CL = 10 pF			2.5	μs
	Wakeup time from off state (setting the ENx bit in the	Normal mode, DAC output buffer ON, CL $\leq$ 50 pF, RL = 5 k $\Omega$ Normal mode, DAC output buffer OFF, CL $\leq$ 10 pF		_	5	10	
twakeup <sup>(1)</sup>	DAC Control register) until the final value of ±1 LSB is reached			_	2	5	μs
PSRR	Power supply rejection ratio(to V <sub>DDA</sub> )	No R <sub>Load</sub> , C <sub>LOAD</sub> = 50 pF		50	70	_	dB
	Sampling time in Sample and Hold mode	MODE<2:0>_V12 = 100 / 101 (BUFFER ON) MODE<2:0>_V12 = 110 (BUFFER OFF)			0.8	1.1	
	C <sub>L</sub> = 100 nF (code transition between				9.20	10.5	ms
tsamp <sup>(1)</sup>	the lowest input code and the highest input code when DAC_OUT reaches the ±1LSB final value)	MODE<2:0>_V12 = 111 BUFFER OFF	,	1	1.75	2.30	μs
Clint	Internal sample and hold capacitor	_		5.5	7	8.5	pF
t <sub>TRIM</sub>	Middle code offset trim time	Minimum time to verify code	y the each	100	_	_	μs
V <sub>offset</sub>	Middle code offset for 1	V <sub>REFP</sub> = 3.6 \	/	_	870	_	μV
	trim code step	V <sub>REFP</sub> = 1.8 \	/	_	435	_	.
I <sub>DDA</sub> <sup>(1)(2)</sup>	DAC current consumption	DAC output buffer ON	No load, middle code (0x800)	_	330	_	μΑ
IDDA: //	in quiescent mode	DAO Galpat Ballet ON	No load, worst code (0xF1C)	_	330	_	μΛ



	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
			DAC output buffer OFF	No load, middle/ worst code (0x800)	_	1		
			Sample and Hold mode, C <sub>SH</sub> = 100 nF		_	330*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub>	_	
		DAC current consumption in quiescent mode	DAC output buffer ON	No load, middle code (0x800)	l	100	_	
			27.0 Surput Bullet Off	No load, worst code (0xF1C)		300		
	IDDVREFP <sup>(1)</sup>		DAC output buffer OFF	No load, middle code (0x800)	_	85		μΑ
			Sample and Hold mode C <sub>SH</sub> = 100 nF (midd			100*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub>		
			Sample and Hold mode, C <sub>SH</sub> = 100 nF (midd			85*T <sub>ON</sub> / (T <sub>ON</sub> +T <sub>OFF</sub>		

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-53. DAC accuracy

Symbol	Parameter	Test condit	Test conditions		Тур	Max	Unit
DNL <sup>(2)</sup>	Differential non	DAC output bu	DAC output buffer ON		_	±2	LSB
DINL(=)	linearity	DAC output buffer OFF		_		±2	LOD
INL <sup>(2)</sup>	Integral non linearity	DAC output bu	ffer ON			±4	LSB
IINL(=/	integral non linearity	DAC output but	ffer OFF			±4	LOD
	Offset error at code	DAC output buffer ON -	V <sub>REFP</sub> = 3.6 V			±15	
Offset <sup>(1)</sup>	0x800	V <sub>REFP</sub> = 1.8 V				±30	
	0.000	DAC output buffer OFF				±8	LSB
	Offset error at code		V <sub>REFP</sub> = 3.6 V	_	_	±6	LOD
OffsetCal <sup>(2)</sup>	0x800 after factory calibration	DAC output buffer ON	V <sub>REFP</sub> = 1.8 V	l	l	±8	
Gain <sup>(2)</sup>	Gain error	DAC output buffer ON			_	±0.5	%
Gall 1 <sup>-7</sup>	Gaiii eiioi	DAC output but	ffer OFF	_	_	±0.5	/0

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

<sup>2)</sup> Ton is the refresh phase duration, while Toff is the hold phase duration. Refer to the product reference manual for more details.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.



## 4.22. I2C characteristics

Table 4-54. I2C characteristics(1)(2)

Symbol	Parameter	Conditions	Standar	d mode	Fast mode		Fast mode plus		Unit
			Min	Max	Min	Max	Min	Max	
t <sub>SCL(H)</sub>	SCL clock high time	_	4.0	_	0.6	_	0.2		μs
t <sub>SCL(L)</sub>	SCL clock low time		4.7		1.3		0.5		μs
tsu(SDA)	SDA setup time	_	250	_	100	_	50		ns
t <sub>H(SDA)</sub>	SDA data hold time	_	0(3)	3450	0	900	0	450	ns
t <sub>R</sub> (SDA/SCL)	SDA and SCL rise time	_	_	1000	_	300		120	ns
t <sub>F</sub> (SDA/SCL)	SDA and SCL fall time	_	_	300	_	300		120	ns
t <sub>H(STA)</sub>	Start condition hold time		4.0		0.6		0.26	ı	μs
t <sub>SU(STA)</sub>	Repeated Start condition setup time	_	4.7	1	0.6	l	0.26	l	μs
tsu(sto)	Stop condition setup time		4.0		0.6		0.26		μs
tbuff	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	0.5	_	μs

- (1) Value guaranteed by design, not 100% tested in production.
- (2) To ensure the standard mode I2C frequency, f<sub>PCLK1</sub> must be at least 2 MHz. To ensure the fast mode I2C frequency, f<sub>PCLK1</sub> must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f<sub>PCLK1</sub> must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-6. I2C bus timing diagram






Table 4-55. I2C analog filter delay characteristics(1)

Symbol	Symbol Parameter		Min	Тур	Max	Unit
t <sub>AF</sub>	Analog filter delay time	_	50	80	130	ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

### 4.23. SPI characteristics

Table 4-56. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>	SCK clock frequency	_	_	_	125	MHz
t <sub>SCK(H)</sub>	SCK clock high time	_	3	4	5	ns
t <sub>SCK(L)</sub>	SCK clock low time	_	3	4	5	ns
		SPI master mode				
$t_{V(MO)}$	Data output valid time	_	1	1	_	ns
t <sub>H(MO)</sub>	Data output hold time	_	_	1	_	ns
tsu(MI)	Data input setup time	_	3	_	_	ns
t <sub>H(MI)</sub>	Data input hold time	_	3	_		ns
		SPI slave mode				
t <sub>SU(NSS)</sub>	NSS enable setup time	_	2	_	_	ns
t <sub>H(NSS)</sub>	NSS enable hold time	_	1	_		ns
t <sub>A(SO)</sub>	Data output access time	_	ı	13	_	ns
t <sub>DIS(SO)</sub>	Data output disable time	_	ı	1	_	ns
t <sub>V(SO)</sub>	Data output valid time	_	ı	8	_	ns
t <sub>H(SO)</sub>	Data output hold time	_		7	_	ns
t <sub>SU(SI)</sub>	Data input setup time	_	2		_	ns
t <sub>H(SI)</sub>	Data input hold time	_	2	_	_	ns

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.



Figure 4-7. SPI timing diagram - master mode





Figure 4-8. SPI timing diagram - slave mode



### 4.24. OSPI characteristics

Table 4-57. Standard OSPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
	SDR mode								
fsck	SCK clock frequency	_	_	_	100	MHz			



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	SCK clock high time, even division	_	t <sub>(CK)</sub> /2	_	t <sub>(CK)</sub> /2+1	ns
t <sub>SCK(H)</sub>	SCK clock high time, odd		(n/2)*t <sub>(CK)</sub> /		(n/2)*t <sub>(CK)</sub> /	
	division	_	(n+1)		(n+1)+1	ns
	SCK clock low time, even division	_	t <sub>(CK)</sub> /2-1		t <sub>(CK)</sub> /2	ns
tsck(L)	SCK clock low time, odd division		(n/2+1)*t <sub>(</sub> ck)/ (n+1)-1		(n/2+1)*t <sub>(</sub> CK) /(n+1)	ns
$t_{V(MO)}$	Data output valid time	_	_	0.5	1	ns
t <sub>H(MO)</sub>	Data output hold time	_	0	_	_	ns
t <sub>SU(MI)</sub>	Data input setup time	_	3.0	_	_	ns
t <sub>H(MI)</sub>	Data input hold time	_	1.5	_	_	ns
		DTR mode(no DQS)				
f <sub>SCK</sub>	SCK clock frequency	_	_	_	57	MHz
<b>+</b>	SCK clock high time, even division	_	t <sub>(CK)</sub> /2	_	t <sub>(CK)</sub> /2+1	ns
t <sub>SCK(H)</sub>	SCK clock high time, odd division	_	(n/2)*t <sub>(CK)</sub> / (n+1)	_	(n/2)*t <sub>(CK)</sub> / (n+1)+1	ns
	SCK clock high time, even division	_	t <sub>(CK)</sub> /2-1	_	t <sub>(CK)</sub> /2	ns
tsck(L)	SCK clock high time, odd division	-	(n/2+1)*t <sub>(</sub> CK)/ (n+1)-1		(n/2+1)*t <sub>(</sub> <sub>CK)</sub> /(n+1)	ns
		DHQC = 0	_	6	7	
t <sub>VR(SO)</sub>	Data output valid time	DHQC = 1, Prescaler = 1,2	_	t <sub>pclk</sub> /4 + 1	t <sub>pclk</sub> /4+1.2 5 (6)	ns
		DHQC = 0	4.5		_	
thr(so)	Data output hold time	DHQC = 1, Prescaler = 1,2	t <sub>pclk</sub> /4	_	_	ns
tsur(si)	Data input setup time	_	3.0	_	_	ns
t <sub>HR(SI)</sub>	Data input hold time	_	1.50		_	ns

<sup>(1)</sup> Value guaranteed by characterization, not 100% tested in production.



Figure 4-9. OSPI timing diagram - SDR mode





Figure 4-10. OSPI timing diagram - DTR mode



### 4.25. CPDM characteristics

**Table 4-58. CPDM characteristics** 

Symbol	Parameter	Conditions	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Unit
t <sub>init</sub>	Initial delay	_	2	TBD	9	ps
t∆	Unit Delay	_	31	TBD	65	ps

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

#### 4.26. HPDF characteristics

Table 4-59. HPDF characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>f</b> HPDFCLK	HPDF clock			f <sub>APB2</sub>	fsysclk	
fскіn (1 / Тскіn)	Input clock frequency	SPI mode(SITYP[1:0] = 01)		_	20 (f <sub>HPDFCLK</sub> / 4)	MHz
fскоит	Output clock	_	_	_	20	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	frequency					
	Output clock					
Dutyскоит	frequency duty	_	30	50	75	%
	cycle					
t	Input clock high and	SPI mode(SITYP[1:0] = 01),	Tckin / 2-	T <sub>CKIN</sub> /		
twh(CKIN)	low time	External clock	0.5	2	_	
t <sub>wi(CKIN)</sub>	low time	mode(SPICKSS[1:0] = 0)	0.5			no
	Data input actus	SPI mode(SITYP[1:0] = 01),				ns
tsu	Data input setup time	External clock 1 1		_	_	
		mode(SPICKSS[1:0] = 0)				
		SPI mode(SITYP[1:0] = 01),				
th	Data input hold time	External clock	1	_	_	
	Jana mparmora ilino	mode(SPICKSS[1:0] = 0)				
		(=:\::\:\:\:\:\:\:\				
	Manchester data	Manchester mode(SITYP[1:0] =	(CKOUT		(2*CKOU	
T <sub>Manchester</sub>	period(recovered	10 or 11), Internal clock	DIV+1)*T	_	TDIV)*T <sub>H</sub>	
	clock period)	$mode(SPICKSS[1:0] \neq 0)$	HPDFCLK		PDFCLK	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

#### 4.27. SAI characteristics

Table 4-60. SAI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>MCK</sub>	SAI Main clock output	_	_	_	50	
		Master transmitter, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	_	45	
		Master transmitter, 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	_	32	
fск	f <sub>CK</sub> SAI clock frequency	Master receiver, 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	_	32	MHz
		Slave transmitter, 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	_	47.5	
		Slave transmitter, 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	_	_	41.5	
		Slave receiver, 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	_	50	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Output speed is set to OSPEEDRy[1:0] = 10; Capacitive load C = 30 pF; Measurement points are done at COMS levels:  $0.5 * V_{DD}$ .



## 4.28. I2S characteristics

Table 4-61. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 32 bits,		6.25		
f <sub>CK</sub>	Clock frequency	Audio frequency = 96 kHz)		0.23		MHz
		Slave mode	_	_	12.5	
tн	Clock high time		_	80	_	ns
tL	Clock low time	_	_	80	_	ns
t <sub>V(WS)</sub>	WS valid time	Master mode	_	3	_	ns
t <sub>H(WS)</sub>	WS hold time	Master mode	_	3	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t <sub>H(WS)</sub>	WS hold time	Slave mode	3	_	_	ns
Duove	I2S slave input clock duty	Slave mode		50		%
Ducy <sub>(SCK)</sub>	cycle	Slave mode		50	_	%
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t <sub>su(SD_SR)</sub>	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	5	Master receiver	1	_	_	ns
th(SD_SR)	Data input hold time	Slave receiver	3	_	_	ns
4	Data autout valid time	Slave transmitter			_	
t <sub>v(SD_ST)</sub>	Data output valid time	(after enable edge)			9	ns
4	Data output hold time	Slave transmitter	6			20
t <sub>h(SD_ST)</sub>	Data output hold time	(after enable edge)	6			ns
t 100 110	Data output valid time	Master transmitter			6	no
t <sub>v(SD_MT)</sub>	Data output valid time	(after enable edge)		_	O	ns
4	Data output hold time	Master transmitter	0			no
t <sub>h(SD_MT)</sub>	Data output hold time	(after enable edge)	0			ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by characterization, not 100% tested in production.



Figure 4-11. I2S timing diagram - master mode





Figure 4-12. I2S timing diagram - slave mode



#### 4.29. USART characteristics

Table 4-62. USART characteristics in Synchronous mode<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	Fplckx = 300 MHz	_	_	37.5	MHz



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{\text{SCK}(H)}$	SCK clock high time	Fplckx = 300 MHz	13.3	_		ns
t <sub>SCK(L)</sub>	SCK clock low time	Fplckx = 300 MHz	13.3	_	_	ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-63. USART characteristics in Smartcard mode(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	Fplckx = 300 MHz	_	_	150	MHz
t <sub>SCK(H)</sub>	SCK clock high time	Fplckx = 300 MHz	3.33	_	_	ns
t <sub>SCK(L)</sub>	SCK clock low time	Fplckx = 300 MHz	3.33	_	_	ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

#### 4.30. SDIO characteristics

Table 4-64. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PP</sub> <sup>(3)</sup>	Clock frequency in data transfer		0		120	MHz
IPP(-)	mode	_	O		120	IVIITZ
tw(CKL) (3)	Clock low time	f <sub>pp</sub> = 52 MHz	-	9.63	_	ns
tw(CKH) (3)	Clock high time	f <sub>pp</sub> = 52 MHz	_	9.58	_	ns
	CMD, D inputs (referenced to	CK) in MMC an	d SD HS	mode		
t <sub>ISU</sub> (4)	Input setup time HS	_	3	_	_	ns
t <sub>IH</sub> <sup>(4)</sup>	Input hold time HS	_	1	_	_	ns
	CMD, D outputs (referenced to	CK) in MMC ar	nd SD HS	mode		
tov <sup>(3)</sup>	Output valid time HS	_	_	5.5	6	ns
t <sub>ОН</sub> <sup>(3)</sup>	Output hold time HS	_	4	_	_	ns
	CMD, D inputs (referenced	d to CK) in SD d	efault mo	de		
t <sub>ISUD</sub> (4)	Input setup time SD	_	2		_	ns
t <sub>IHD</sub> (4)	Input hold time SD		1	_	_	ns
	CMD, D outputs (reference	d to CK) in SD o	lefault mo	ode		
t <sub>OVD</sub> (3)	Output valid default time SD	_	_	1	1	ns
t <sub>OHD</sub> (3)	Output hold default time SD	_	0	_		ns

<sup>(1)</sup> CLK timing is measured at 50% of  $V_{DD}$ .

#### 4.31. CAN characteristics

Refer to <u>Table 4-27. I/O static characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

<sup>(2)</sup> Capacitive load  $C_L = 30 \text{ pF}$ .

<sup>(3)</sup> Value guaranteed by characterization, not 100% tested in production.

<sup>(4)</sup> Value guaranteed by design, not 100% tested in production.



## 4.32. USBHS characteristics

Table 4-65. USBHS DC electrical characteristics(1)

Sym	bol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>D</sub>	D	USB operating voltage	_	3	_	3.6	V
		LS/FS FUNCT	IONALITY				
	V <sub>DIFS</sub>	Differential input sensitivity(FS / LS)	_	0.2	_	_	
Input	V <sub>CMFS</sub>	Differential common mode range(FS / LS)	Includes V <sub>DI</sub> range	0.8	_	2.5	
levels	VILSE	Single ended receiver low level input voltage(FS / LS)	_	_	_	0.8	V
	VIHSE	Single ended receiver high level input voltage(FS / LS)	_	2.0	_		
Output	Volfs	Static output level low(FS / LS)	Static output level low(FS / LS) R <sub>L</sub> of 1.0 kΩ to 3.63 V			0.3	V
levels	V <sub>OHFS</sub>	Static output level high(FS / LS)	$R_L$ of 15 k $\Omega$ to $V_{SS}$	2.8	3.3	3.6	V
R <sub>P</sub>		USBHS_DM/DP	$V_{IN} = V_{DD}$	17.6	21	24.7	
ΚP	D	PA9(USBHS_VBUS)	VIN - VDD	0.77	0.9	1.1	kΩ
R₽		USBHS_DM/DP	V <sub>IN</sub> = V <sub>SS</sub>	1.3	1.5	1.83	KZZ
TAP	0	PA9(USBHS_VBUS)	V IIV — V 55	0.28	0.3	0.42	
Zhsc	DRV	Driver Output Impedance	Steady state drive	40.5	45	49.5	Ω
		HS FUNCTIO	DNALITY				
	$V_{\text{DIHS}}$	Differential input sensitivity(HS)	_	0.1			V
Input levels	V <sub>CMHS</sub>	Differential common mode range(HS)	_	-50		500	mV
leveis	V <sub>HSSQ</sub>	HS Squelch Detection Threshold	_	100	_	150	mV
	V <sub>HSDSC</sub>	HS Disconnect Threshold	_	525	_	625	mV
Output	Volhs	High speed low level output voltage	45 Ω load	-10	_	10	mV
levels	Vohhs	High speed high level output voltage	45 Ω load	360	400	440	mV

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-66. USBHS dynamic characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>FR</sub>	Rise time(FS / LS)	CL = 50 pF	4	5	20	ns
T <sub>HSR</sub>	Differential Rise Time(HS)	_	500	600	_	ps
$T_{FF}$	Fall time(FS / LS)	CL = 50 pF	4	5	20	ns
T <sub>HSF</sub>	Differential Fall Time(HS)	_	500	600	_	ps
t <sub>RFM</sub>	Rise/ fall time matching(FS / LS)	t <sub>R</sub> / t <sub>F</sub>	90	_	110	%
VCRS	Output signal crossover		1.3		2.0	V
	voltage(FS / LS)	<u> </u>	1.3		2.0	, v

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.



Table 4-67. USBHS Charger Detection characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DAT_SRC</sub>	Data Source Voltage	_	0.5	_	0.7	V
I <sub>DP_SRC</sub>	Data Connect Current	_	7	_	13	uA
V <sub>DAT_REF</sub>	Data Detect Voltage	_	0.25	_	0.4	V

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-68. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	USBHS operating voltage	3.0	_	3.63	V
fHCLK	f <sub>HCLK</sub> value to guarantee proper operation of USBHS interface	30	_	_	MHz
FSTART_8BIT	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
FSTEADY	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
DSTART_8BIT	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
DSTEADY	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%


<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-69. USB-ULPI Dynamic characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_	_	2	ns
tHC	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
tsD	Data in setup time	_	_	2	ns
t <sub>HD</sub>	Data in hold time	0	_	_	ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Figure 4-13. USBFS timings: definition of data signal rise and fall time



## 4.33. EXMC characteristics

Table 4-70. Asynchronous non-multiplexed SRAM / PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	5*Tfclk-1	5*Tfclk+1	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	0	_	ns
t <sub>w(NOE)</sub>	EXMC_NOE low time	5*Tfclk-1	5*Tfclk+1	ns
t <sub>h(NE_NOE)</sub>	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>su(DATA_NE)</sub>	Data to EXMC_NEx high setup time	4*Tfclk-1	_	ns



Symbol	Parameter	Min	Max	Unit
t <sub>su(DATA_NOE)</sub>	Data to EXMC_NOEx high setup time	4*Tfclk-1	_	ns
t <sub>h(DATA_NOE)</sub>	Data hold time after EXMC_NOE high	0	_	ns
t <sub>h(DATA_NE)</sub>	Data hold time after EXMC_NEx high	0	_	ns
t <sub>v(NADV_NE)</sub>	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

Table 4-71. Asynchronous non-multiplexed SRAM / PSRAM / NOR write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	3*Tfclk-1	3*Tfclk+1	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	Tfclk-1	_	ns
t <sub>w(NWE)</sub>	EXMC_NWE low time	Tfclk-1	Tfclk+1	ns
t <sub>h(NE_NWE)</sub>	EXMC_NWE high to EXMC_NE high hold time	Tfclk-1	Tfclk+1	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns
th(AD_NADV)	EXMC_AD(address) valid hold time after  EXMC_NADV high		_	ns
t <sub>h(A_NWE)</sub>	Address hold time after EXMC_NWE high	Tfclk-1	_	ns
t <sub>h(BL_NWE)</sub>	EXMC_BL hold time after EXMC_NWE high	Tfclk-1	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>v(DATA_NADV)</sub>	EXMC_NADV high to DATA valid	0	_	ns
t <sub>h(DATA_NWE)</sub>	Data hold time after EXMC_NWE high	Tfclk-1	_	ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

Table 4-72. Asynchronous multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(NE)</sub>	EXMC_NE low time	7*Tfclk-1	7*Tfclk+1	ns
tv(NOE_NE)	EXMC_NEx low to EXMC_NOE low	3*Tfclk-1	_	ns
t <sub>w(NOE)</sub>	EXMC_NOE low time	4*Tfclk-1	4*Tfclk+1	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
t <sub>v(A_NOE)</sub>	Address hold time after EXMC_NOE high	0	_	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid	0	_	ns
t <sub>h(BL_NOE)</sub>	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t <sub>su(DATA_NE)</sub>	Data to EXMC_NEx high setup time	4*Tfclk-1	_	ns
t <sub>su(DATA_NOE)</sub>	Data to EXMC_NOEx high setup time	4*Tfclk-1	_	ns
t <sub>h(DATA_NOE)</sub>	Data hold time after EXMC_NOE high	0	_	ns
th(DATA_NE)	Data hold time after EXMC_NEx high	0	_	ns
t <sub>v(NADV_NE)</sub>	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.



Symbol	Parameter	Min	Max	Unit
т	EXMC_AD(adress) valid hold time after	Tfclk-1	Tfclk+1	no
I h(AD_NADV)	EXMC_NADV high			ns

<sup>(1)</sup>  $C_L = 30 \text{ pF}.$ 

Table 4-73. Asynchronous multiplexed PSRAM / NOR write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	5*Tfclk-1	5*Tfclk+1	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	Tfclk-1	_	ns
t <sub>w(NWE)</sub>	EXMC_NWE low time	3*Tfclk-1	3*Tfclk+1	ns
t <sub>h(NE_NWE)</sub>	EXMC_NWE high to EXMC_NE high hold time	Tfclk-1	_	ns
t <sub>v(A_NE)</sub>	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t <sub>w(NADV)</sub>	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns
<b>t</b>	EXMC_AD(address) valid hold time after	Tfclk-1	_	no
t <sub>h(AD_NADV)</sub>	EXMC_NADV high	TICIK-T		ns
t <sub>h(A_NWE)</sub>	Address hold time after EXMC_NWE high	Tfclk-1		ns
t <sub>h(BL_NWE)</sub>	EXMC_BL hold time after EXMC_NWE high	Tfclk-1	ı	ns
t <sub>v(BL_NE)</sub>	EXMC_NEx low to EXMC_BL valid 0		_	ns
t <sub>v(DATA_NADV)</sub>	EXMC_NADV high to DATA valid	Tfclk-1	_	ns
t <sub>h(DATA_NWE)</sub>	Data hold time after EXMC_NWE high	Tfclk-1	_	ns

<sup>(1)</sup>  $C_L = 30 pF$ .

Table 4-74. Synchronous multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	Texmc_clk	_	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	_	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0	_	ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0		ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t <sub>d(CLKL-NOEL)</sub>	EXMC_CLK low to EXMC_NOE low	0	_	ns
t <sub>d(CLKH-NOEH)</sub>	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1	_	ns
td(CLKL-ADV)	EXMC_CLK low to EXMC_AD valid	0	_	ns
td(CLKL-ADIV)	EXMC_CLK low to EXMC_AD invalid	0	_	ns

<sup>(1)</sup>  $C_L = 30 pF$ .

Table 4-75. Synchronous multiplexed PSRAM write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	Texmc_clk	_	ns
td(CLKL-NExL)	EXMC_CLK low to EXMC_NEx low	0	_	ns

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

Symbol	Parameter	Min	Max	Unit
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
t <sub>d(CLKL-NADVL)</sub>	EXMC_CLK low to EXMC_NADV low	0	_	ns
t <sub>d(CLKL-NADVH)</sub>	NADVH) EXMC_CLK low to EXMC_NADV high		_	ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t <sub>d(CLKL-NWEL)</sub>	EXMC_CLK low to EXMC_NWE low	0	_	ns
t <sub>d(CLKH-NWEH)</sub>	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1		ns
t <sub>d(CLKL-ADIV)</sub>	EXMC_CLK low to EXMC_AD invalid	0	_	ns
t <sub>d(CLKL-DATA)</sub>	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t <sub>h(CLKL-NBLH)</sub>	EXMC_CLK low to EXMC_NBL high	0	_	ns

<sup>(1)</sup>  $C_L = 30 pF$ .

Table 4-76. Synchronous non-multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	Texmc_clk	ı	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	ı	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	ı	ns
t <sub>d</sub> (CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	ı	ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	ı	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t <sub>d(CLKL-NOEL)</sub>	EXMC_CLK low to EXMC_NOE low 0 —		_	ns
t <sub>d(CLKH-NOEH)</sub>	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1	_	ns

<sup>(1)</sup>  $C_L = 30 pF$ .

Table 4-77. Synchronous non-multiplexed PSRAM write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	EXMC_CLK period	Texmc_clk	ı	ns
t <sub>d(CLKL-NExL)</sub>	EXMC_CLK low to EXMC_NEx low	0	1	ns
t <sub>d(CLKH-NExH)</sub>	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	1	ns
t <sub>d</sub> (CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	ı	ns
t <sub>d(CLKL-NADVH)</sub>	EXMC_CLK low to EXMC_NADV high	0	1	ns
t <sub>d(CLKL-AV)</sub>	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t <sub>d(CLKH-AIV)</sub>	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	1	ns
t <sub>d(CLKL-NWEL)</sub>	EXMC_CLK low to EXMC_NWE low	0	1	ns
t <sub>d(CLKH-NWEH)</sub>	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1	_	ns
t <sub>d(CLKL-DATA)</sub>	EXMC_A/D valid data after EXMC_CLK low	0		ns
t <sub>h(CLKL-NBLH)</sub>	EXMC_CLK low to EXMC_NBL high	0		ns

<sup>(1)</sup>  $C_1 = 30 \text{ pF}.$ 

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.

<sup>(2)</sup> Value guaranteed by design, not 100% tested in production.



Table 4-78. SDRAM read timings

Symbol	Symbol Parameter		Max	Unit
tw(SDCLK)	EXMC_SDCLK period	2 Tfclk - 0.5	2 Tfclk +0.5	
tsu(SDCLKH _Data)	Data input setup time	3.5	_	
th(SDCLKH_Data)	Data input hold time	0	_	
td(SDCLKL_Add)	Address valid time	_	2.5	
td(SDCLKL- SDNE)	Chip select valid time	_	2.5	20
th(SDCLKL_SDNE)	Chip select hold time	0	_	ns
td(SDCLKL_NRAS)	NRAS valid time	_	2	
th(SDCLKL_NRAS)	NRAS hold time	0	_	
td(SDCLKL_NCAS)	NCAS valid time	_	2	
th(SDCLKL_NCAS)	NCAS hold time	0	_	

## 4.34. TIMER characteristics

Table 4-79. TIMER characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
			1		t <sub>TIMERxCLK</sub>
$t_{res}$	Timer resolution time	f <sub>TIMERxCLK</sub> = 300 MHz	3.3	_	ns
	T:	_	0	f <sub>TIMERxCLK</sub> /2	MHz
f <sub>EXT</sub>	Timer external clock frequency	f <sub>TIMERxCLK</sub> = 300 MHz	0	333	MHz
		TIMER0 &			
		TIMER2 &			
		TIMER3 &			
	Timer resolution	TIMER7&			
		TIMER14 &	_		
		TIMER15 &			
		TIMER16 &		16	bit
		TIMER30 &		10	Dit
		TIMER31 &			
RES		TIMER40 &			
		TIMER41 &			
		TIMER42 &			
		TIMER43 &			
		TIMER44			
		TIMER1 &			
		TIMER4 &			
		TIMER5 &	_	32	bit
		TIMER6 &			
1		TIMER22 &			



Symbol	Parameter	Conditions	Min	Max	Unit
		TIMER23			
		TIMER50 & TIMER51	_	64	bit
	16-bit counter clock	_	1	65536	t <sub>TIMERxCLK</sub>
	period when internal clock is selected	f <sub>TIMERXCLK</sub> = 300 MHz	0.0033	218.45	μs
	32-bit counter clock	_	1	4294967296	tTIMERXCLK
	period when internal clock is selected	f <sub>TIMERxCLK</sub> = 300 MHz	0.0033	14316557.65	μs
	64-bit counter clock	_	1	18446744073709551616	tTIMERXCLK
	period when internal clock is selected	f <sub>TIMERxCLK</sub> = 300 MHz	0.0033	61489146912365172.05	μs
	Maximum possible	_	_	65536x65536	t <sub>TIMERxCLK</sub>
	count (16-bit)	f <sub>TIMERxCLK</sub> = 300 MHz	_	14.3	s
	Maximum possible	_	_	4294967296x65536	tTIMERXCLK
tmax_count	count (32-bit)	f <sub>TIMERxCLK</sub> = 300 MHz	_	938249.9	s
	Maximum possible	_	_	18446744073709551616x65536	t <sub>TIMERxCLK</sub>
	count (64-bit)	f <sub>TIMERXCLK</sub> = 300 MHz	_	1119375758902.4	h

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

## 4.35. DCI characteristics

Table 4-80. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK /fHCLK	_	0.4	
DCI_PIXCLK	Pixel clock input	_	160	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2	_	ns
th(DATA)	Data output valid time	1	_	ns
tsu(HSYNC)	DCI_HS input setup time	2	_	ns
tsu(VSYNC)	DCI_VS input setup time	2	_	ns
th(HSYNC)	DCI_HS input hold time	1	_	ns
th(VSYNC)	DCI_VS input hold time	1	_	ns

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.



## 4.36. WDGT characteristics

Table 4-81. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

		•	·	
Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] =	Max timeout RLD[11:0]	Unit
		0x000	= 0xFFF	
1/4	000	0.03125	511.90625	
1/8	001	0.03125	1023.78125	
1/16	010	0.03125	2047.53125	
1/32	011	0.03125	4095.03125	ms
1/64	100	0.03125	8190.03125	
1/128	101	0.03125	16380.03125	
1/256	110 or 111	0.03125	32760.03125	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.

Table 4-82. WWDGT min-max timeout value at 50 MHz ( $f_{PCLK1}$ )  $^{(1)}$ 

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	81.92		5.24	
1/2	01	163.84		10.49	
1/4	10	327.68	μs	20.97	ms
1/8	11	655.36		41.94	

<sup>(1)</sup> Value guaranteed by design, not 100% tested in production.



# 5. Package information

## 5.1. LQFP144 package outline dimensions

P DETAIL: F

DETAIL: F

DETAIL: F

SECTION B-B

SECTION B-B

SECTION B-B


Figure 5-1. LQFP144 package outline

Table 5-1. LQFP144 package dimensions

Symbol	Min	Тур	Max
A	_	<del>-</del>	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	21.80	22.00	22.20
D1	19.90	20.00	20.10
E	21.80	22.00	22.20
E1	19.90	20.00	20.10
е	_	0.50	_
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-2. LQFP144 recommended footprint





## 5.2. BGA100 package outline dimensions

Figure 5-3. BGA100 package outline





Table 5-2. BGA100 package dimensions

Symbol	Min	Тур	Max
Α	0.98	1.04	1.10
A1	0.25	0.30	0.35
A2	0.69	0.74	0.79
A3	_	0.53	_
b	0.35	0.40	0.45
С	0.18	0.21	0.24
D	7.90	8.00	8.10
D1	_	7.20	_
E	7.90	8.00	8.10
E1	_	7.20	_
е	_	0.80	_
L	_	0.20	_
aaa	_	0.15	_
ccc	_	0.11	_
ddd	_	0.10	_
eee	_	0.15	_
fff		0.08	

Figure 5-4. BGA100 recommended footprint





## 5.3. LQFP100 package outline dimensions

DETAIL: F

BASE METAL

WITH PLATING

SECTION B-B


Figure 5-5. LQFP100 package outline

Table 5-3. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-6. LQFP100 recommended footprint





### 5.4. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 $\theta_{JA}$ : Thermal resistance, junction-to-ambient.

 $\theta_{JB}$ : Thermal resistance, junction-to-board.

 $\theta_{JC}$ : Thermal resistance, junction-to-case.

Ψ<sub>JB</sub>: Thermal characterization parameter, junction-to-board.

Ψ<sub>JT</sub>: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where,  $T_J$  = Junction temperature.

 $T_A$  = Ambient temperature

 $T_B$  = Board temperature

T<sub>C</sub> = Case temperature which is monitoring on package surface

 $P_D$  = Total power dissipation

 $\theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  can be considerate as better overall thermal performance.  $\theta_{JA}$  is generally used to estimate junction temperature.

 $\theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-4. Package thermal characteristics<sup>(1)</sup>

Symbol	Condition	Package	Value	Unit
		LQFP144	47.23	
$\theta_{JA}$	Natural convection, 2S2P PCB	LQFP100	47.842	°C/W
		BGA100	49.20	
		LQFP144	34.38	
θјв	Cold plate, 2S2P PCB	LQFP100	33.877	°C/W
		BGA100	30.69	



Symbol	Condition	Package	Value	Unit
		LQFP144	10.09	
θјс	Cold plate, 2S2P PCB	LQFP100	7.428	°C/W
		BGA100	15.40	
		LQFP144	35.68	
$\Psi_{JB}$	Natural convection, 2S2P PCB	LQFP100	34.062	°C/W
		BGA100	30.61	
		LQFP144	0.58	
$\Psi_{JT}$	Natural convection, 2S2P PCB	LQFP100	0.33	°C/W
		BGA100	1.41	

<sup>(1):</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# **6.** Ordering information

Table 6-1. Part ordering code for GD32H757xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32H757VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32H757VIT6	2048	LQFP100	Green	Industrial -40°C to +85°C
GD32H757VMT6	3840	LQFP100	Green	Industrial -40°C to +85°C
GD32H757VGJ6	1024	BGA100	Green	Industrial -40°C to +85°C
GD32H757VIJ6	2048	BGA100	Green	Industrial -40°C to +85°C
GD32H757VMJ6	3840	BGA100	Green	Industrial -40°C to +85°C
GD32H757ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32H757ZIT6	2048	LQFP144	Green	Industrial -40°C to +85°C
GD32H757ZMT6	3840	LQFP144	Green	Industrial -40°C to +85°C



# 7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	May.9, 2023
1.1	1. Update the <u>Table 2-1. GD32H757xx devices features and peripheral list</u> .  2. Add the (3)/(4) comment for special pins in <u>Table 2-3. GD32H757Zx LQFP144 pin definitions</u> , <u>Table 2-4. GD32H757Vx LQFP100 pin definitions</u> and <u>Table 2-5. GD32H757Vx BGA100 pin definitions</u> .  3. Delete the description of SMPS in <u>Table 4-42. Low power digital temperature sensor characteristics</u> .  4. Update the <u>Table 4-15. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics (4)</u> .  5. Add the 5VT pin tolerance voltage information in <u>Table 4-2. Absolute maximum ratings (1)(4)</u> .  6. Update the <u>Table 4-42. Voltage reference buffer characteristics (1)</u> .  7. Add the parameters of EMC.	Jul.19, 2023
1.2	1. Update <u>Table 4-46. Temperature monitoring characteristics</u> (1).  2. Update <u>Table 4-37. High-precision temperature sensor characteristics</u> .  3. Add <u>Figure 4-2. Recommended PDR ON pin circuit</u> (1).  4. Update <u>Table 4-8. Power consumption characteristics</u> (1)(2)(3)(4).  6. Update <u>Table 4-31. 14-bit ADC characteristics</u> .	Dec.27, 2023
1.3	1. Add Table 4-36. ADC dynamic accuracy at fADC = 60 MHz  VREFP = 1.8 V.  2. Add Table 4-37. ADC dynamic accuracy at fADC = 80 MHz  VREFP = 2.4 V.  3. Add Table 4-38. ADC dynamic accuracy at fADC = 80 MHz  VREFP = 3.3 V.  4. Add Table 4-39. ADC static accuracy at fADC = 60 MHz  VREFP = 1.8 V.  5. Add Table 4-40. ADC static accuracy at fADC = 80 MHz  VREFP = 2.4 V.  6. Add Table 4-41. ADC static accuracy at fADC = 80 MHz  VREFP = 3.3 V.	Mar.8, 2024



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved