GigaDevice Semiconductor Inc.

GD32H737xx Arm[®] Cortex[®]-M7 32-bit MCU

Datasheet

Revision 1.3

(Mar. 2024)



Table of Contents


T	able of	Contents	1
L	ist of Fi	igures	5
L	ist of Ta	ables	7
1.	Gene	eral description	10
2.	. Devid	ce overview	11
	2.1.	Device information	11
	2.2.	Block diagram	
	2.3.	Pinouts and pin assignment	
	2.4.	Memory map	
	2.5.	Clock tree	
	2.6.	Pin definitions	
	2.6.1.	GD32H737Ix LQFP176 pin definitions	
	2.6.2.	GD32H737Zx LQFP144 pin definitions	
	2.6.3. 2.6.4.	GD32H737Vx LQFP100 pin definitions	
	2.6.4. 2.6.5.	GD32H737Ix BGA176 pin definitions	
_			
3		tional description	
	3.1.	Arm® Cortex®-M7 core	85
	3.2.	On-chip memory	86
	3.3.	Clock, reset and supply management	86
	3.4.	Boot modes	87
	3.5.	Power saving modes	88
	3.6.	Electronic fuse (EFUSE)	88
	3.7.	Trigger selection controller (TRIGSEL)	88
	3.8.	General-purpose and alternate-function I/Os (GPIO and AFIO)	89
	3.9.	CRC calculation unit (CRC)	89
	3.10.	True random number generator (TRNG)	89
	3.11.	Cryptographic Acceleration Unit (CAU)	90
	3.12.	Hash Acceleration Unit (HAU)	90
	3.13.	Trigonometric Math Unit (TMU)	91
	3.14.	Direct memory access controller (DMA)	91



3.15.	Master direct memory access controller (MDMA)	91
3.16.	DMA request multiplexer (DMAMUX)	92
3.17.	Analog to digital converter (ADC)	92
3.18.	Digital to analog converter (DAC)	93
3.19.	Real time clock (RTC) and backup registers	93
3.20.	Timers and PWM generation	94
3.21.	Universal synchronous/asynchronous receiver transmitter (USART/UAR	T) 95
3.22.	Inter-integrated circuit (I2C)	96
3.23.	Serial peripheral interface (SPI)	96
3.24.	Inter-IC sound (I2S)	97
3.25.	OSPI I/O manager(OSPIM)	97
3.26.	Octal-SPI interface(OSPI)	97
3.27.	Clock phase delay module (CPDM)	97
3.28.	Digital camera interface (DCI)	98
3.29.	TFT LCD interface (TLI)	98
3.30.	Receiver of Sony/Philips Digtial Interface (RSPDIF)	99
3.31.	Serial Audio Interface (SAI)	99
3.32.	Image processing accelerator (IPA)	100
3.33.	Secure digital input and output card interface (SDIO)	100
3.34.	Management data input/output (MDIO)	100
3.35.	External memory controller (EXMC)	101
3.36.	VREF	101
3.37.	Low power digital temperature sensor (LPDTS)	101
3.38.	Encoder Divided-Output controller (EDOUT)	102
3.39.	Controller area network (CAN)	102
3.40.	Ethernet (ENET)	102
3.41.	Comparator (CMP)	103
3.42.	High-Performance Digital Filter (HPDF)	103
3.43.	Real-time decryption (RTDEC)	104
3.44.	Filter arithmetic accelerator (FAC)	104
3.45.	Hardware semaphore (HWSEM)	105



	3.47.	Debug mode1	105
	3.48.	Package and operation temperature1	106
1.	Elect	trical characteristics1	07
	4.1.	Absolute maximum ratings1	107
	4.2.	Recommended DC characteristics 1	108
	4.3.	SMPS step-down converter1	110
	4.4.	Power consumption	112
	4.5.	EMC characteristics	115
	4.6.	Power supply supervisor characteristics	117
	4.7.	Embedded USB regulator characteristics	118
	4.8.	Typical SMPS efficiency versus load current and temperature	119
	4.9.	External clock characteristics	123
	4.10.	Internal clock characteristics	126
	4.11.	PLL characteristics 1	127
	4.12.	Memory characteristics 1	129
	4.13.	NRST pin characteristics1	129
	4.14.	GPIO characteristics1	130
	4.15.	14-bit ADC characteristics	133
	4.16.	12-bit ADC characteristics	136
	4.17.	High-precision temperature sensor characteristics 1	141
	4.18.	Temperature sensor characteristics 1	141
	4.19.	Low power digital temperature sensor characteristics 1	142
	4.20.	Voltage reference buffer characteristics 1	142
	4.21.	CMP characteristics 1	144
	4.22.	Temperature and VBAT monitoring1	145
	4.23.	DAC characteristics 1	145
	4.24.	I2C characteristics 1	148
	4.25.	SPI characteristics 1	149
	4.26.	OSPI characteristics 1	150
	4.27.	CPDM characteristics 1	152
	4.28.	HPDF characteristics	152
	4.29.	SAI characteristics	153





algabetice	ODOZI II OT AK L	alasiicci
4.30.	I2S characteristics	154
4.31.	USART characteristics	155
4.32.	SDIO characteristics	156
4.33.	CAN characteristics	156
4.34.	USBHS characteristics	157
4.35.	EXMC characteristics	158
4.36.	TIMER characteristics	162
4.37.	DCI characteristics	163
4.38.	WDGT characteristics	164
5. Pack	rage information	165
5.1.	BGA176 package outline dimensions	165
5.2.	LQFP176 package outline dimensions	167
5.3.	LQFP144 package outline dimensions	169
5.4.	LQFP100 package outline dimensions	171
5.5.	Thermal characteristics	173
6. Orde	ering information	175
7. Revi	sion history	176



List of Figures

Figure 2-1. GD32H737xx block diagram	13
Figure 2-2. GD32H737lx BGA176 pinouts	14
Figure 2-3. GD32H737lx LQFP176 pinouts	15
Figure 2-4. GD32H737Zx LQFP144 pinouts	16
Figure 2-5. GD32H737Vx LQFP100 pinouts	17
Figure 2-6. GD32H737xx clock tree	26
Figure 4-1. Recommended power supply decoupling capacitors (1)(2)(3)	109
Figure 4-2. External components for SMPS step-down converter	110
Figure 4-3. Recommended PDR_ON pin circuit ⁽¹⁾	118
Figure 4-4. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C wh	en V _{FBSMPS}
= 0.9 V	119
Figure 4-5. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C wh	en V _{FBSMPS}
= 1.8 V	119
Figure 4-6. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C wh	en V _{FBSMPS}
= 2.5V	120
Figure 4-7. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C where T_J = -40 °C whe	nen V _{FBSMPS}
= 0.9 V	120
Figure 4-8. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C where T_J = -40 °C whe	nen V _{FBSMPS}
= 1.8 V	121
Figure 4-9. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C where T_J = -40 °C whe	nen V _{FBSMPS}
= 2.5 V	121
Figure 4-10. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C $^{\circ}$	when
V _{FBSMPS} = 0.9 V	122
Figure 4-11. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C vs	when
V _{FBSMPS} = 1.8 V	
Figure 4-12. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C vs	when
V _{FBSMPS} = 2.5 V	123
Figure 4-13. Recommended external OSCIN and OSCOUT pins circuit for crystal	125
Figure 4-14. Recommended external OSCIN and OSCOUT pins circuit for oscillator	125
Figure 4-15. Recommended external NRST pin circuit	130
Figure 4-16. I2C bus timing diagram	148
Figure 4-17. SPI timing diagram - master mode	150
Figure 4-18. SPI timing diagram - slave mode	150
Figure 4-19. OSPI timing diagram - SDR mode	152
Figure 4-20. OSPI timing diagram - DTR mode	152
Figure 4-21. I2S timing diagram - master mode	155
Figure 4-22. I2S timing diagram - slave mode	155
Figure 4-23. USBFS timings: definition of data signal rise and fall time	158
Figure 5-1. BGA176 package outline	165
Figure 5-2. BGA176 recommended footprint	166



GD32H737xxDatasheet

Figure 5-3. LQFP176 package outline	167
Figure 5-4. LQFP176 recommended footprint	168
Figure 5-5. LQFP144 package outline	169
Figure 5-6. LQFP144 recommended footprint	170
Figure 5-7. LQFP100 package outline	171
Figure 5-8. LQFP100 recommended footprint	172



List of Tables

Table 2-1. GD32H737xx devices features and peripheral list	11
Table 2-2. GD32H737xx memory map	17
Table 2-3. GD32H737lx LQFP176 pin definitions	27
Table 2-4. GD32H737Zx LQFP144 pin definitions	40
Table 2-5. GD32H737Vx LQFP100 pin definitions	52
Table 2-6. GD32H737Ix BGA176 pin definitions	60
Table 2-7. Port A alternate functions summary	75
Table 2-8. Port B alternate functions summary	76
Table 2-9. Port C alternate functions summary	77
Table 2-10. Port D alternate functions summary	78
Table 2-11. Port E alternate functions summary	79
Table 2-12. Port F alternate functions summary	80
Table 2-13. Port G alternate functions summary	81
Table 2-14. Port H alternate functions summary	82
Table 2-15. Port J alternate functions summary	83
Table 2-16. Port K alternate functions summary	84
Table 4-1. Abbreviations	107
Table 4-2. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	
Table 4-3. DC operating conditions	
Table 4-4. Vcore operating conditions ⁽¹⁾⁽²⁾⁽³⁾	
Table 4-5. Clock frequency ⁽¹⁾⁽²⁾	109
Table 4-6. TCM interface frequency ⁽¹⁾	
Table 4-7. Operating conditions at Power up / Power down ⁽¹⁾	
Table 4-8. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	
Table 4-9. Characteristics of SMPS step-down converter external components	
Table 4-10. SMPS step-down converter characteristics for external usage	
Table 4-11. Power consumption characteristics ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	
Table 4-12. System level ESD and EFT characteristics ⁽¹⁾	
Table 4-13. EMI characteristics ⁽¹⁾	116
Table 4-14. Component level ESD and latch-up characteristics ⁽¹⁾	116
Table 4-15. Power supply supervisor characteristics	117
Table 4-16. USB regulator characteristics	
Table 4-17. High speed external clock (HXTAL) generated from a crystal / ceramic charact	
Table 4-18. High speed external clock characteristics (HXTAL in bypass mode)	
Table 4-19. Low speed external clock (LXTAL) generated from a crystal/ceramic character	
Table 4-13. Low Speed external clock (LXTAL) generated from a crystal/ceramic character	
Table 4-20. Low speed external user clock characteristics (LXTAL in bypass mode)	125
Table 4-21. High speed internal clock (IRC48M) characteristics	126
Table 4-22 High speed internal clock (IRC64M) characteristics	126






Table 4-23. Low power internal clock (LPIRC4M) characteristics	127
Table 4-24. Low speed internal clock (IRC32K) characteristics	127
Table 4-25. PLL0/1/2 characteristics (wide VCO frequency range)	127
Table 4-26. PLL0/1/2 characteristics (narrow VCO frequency range)	128
Table 4-27. PLLUSBHS0/1 characteristics ⁽³⁾	
Table 4-28. Flash memory characteristics	129
Table 4-29. NRST pin characteristics	129
Table 4-30. I/O static characteristics	130
Table 4-31. Output voltage characteristics for all I/Os except PC13, PC14, PC15 ⁽¹⁾⁽²⁾	130
Table 4-32. Output timing characteristics (IOSPDOP OFF) (1)(3)(4)	131
Table 4-33. Output timing characteristics (IOSPDOP ON) (3)(4)	132
Table 4-34. 14-bit ADC characteristics	133
Table 4-35. ADC R _{AIN} max for f _{ADC} = 72 MHz (14-bit ADC) (1)(2)	134
Table 4-36. 14-bit ADC accuracy ⁽¹⁾	135
Table 4-37. 12-bit ADC characteristics	136
Table 4-38. ADC R _{AIN} max for f _{ADC} = 80 MHz (12-bit ADC) (1)(2)	138
Table 4-39. ADC dynamic accuracy at f _{ADC} = 60 MHz V _{REFP} = 1.8 V ⁽¹⁾⁽²⁾	139
Table 4-40. ADC dynamic accuracy at f _{ADC} = 80 MHz V _{REFP} = 2.4 V ⁽¹⁾⁽²⁾	139
Table 4-41. ADC dynamic accuracy at f _{ADC} = 80 MHz V _{REFP} = 3.3 V ⁽¹⁾⁽²⁾	140
Table 4-42. ADC static accuracy at f _{ADC} = 60 MHz V _{REFP} = 1.8 V ⁽¹⁾⁽²⁾	140
Table 4-43. ADC static accuracy at f _{ADC} = 80 MHz V _{REFP} = 2.4 V ⁽¹⁾⁽²⁾	140
Table 4-44. ADC static accuracy at f _{ADC} = 80 MHz V _{REFP} = 3.3 V ⁽¹⁾⁽²⁾	140
Table 4-45. High-precision temperature sensor characteristics	141
Table 4-46. High-precision temperature sensor calibration values	141
Table 4-47. Temperature sensor characteristics ⁽¹⁾	
Table 4-48. Temperature sensor calibration values	142
Table 4-49. Low power digital temperature sensor characteristics	142
Table 4-50. Voltage reference buffer characteristics ⁽¹⁾	142
Table 4-51. CMP characteristics ⁽¹⁾	144
Table 4-52. VBAT monitoring characteristics ⁽¹⁾	145
Table 4-53. V _{BAT} charging characteristics	145
Table 4-54. Temperature monitoring characteristics ⁽¹⁾	145
Table 4-55. DAC characteristics	145
Table 4-56. DAC accuracy	147
Table 4-57. I2C characteristics ⁽¹⁾⁽²⁾⁽³⁾	148
Table 4-58. I2C analog filter delay characteristics ⁽¹⁾	149
Table 4-59. Standard SPI characteristics ⁽¹⁾	149
Table 4-60. Standard OSPI characteristics ⁽¹⁾	150
Table 4-61. CPDM characteristics	152
Table 4-62. HPDF characteristics ⁽¹⁾⁽²⁾	152
Table 4-63. SAI characteristics ⁽¹⁾	153
Table 4-64. I2S characteristics ⁽¹⁾⁽²⁾	154
Table 4-65. USART characteristics in Synchronous mode ⁽¹⁾	155
Table 4-66 USART characteristics in Smartcard mode ⁽¹⁾	156






Table 4-67. SDIO characteristics ⁽¹⁾⁽²⁾	156
Table 4-68. USBHS DC electrical characteristics ⁽¹⁾	157
Table 4-69. USBHS dynamic characteristics ⁽¹⁾	157
Table 4-70. USBHS Charger Detection characteristics ⁽¹⁾	158
Table 4-71. USBHS clock timing parameters ⁽¹⁾	
Table 4-72. USB-ULPI Dynamic characteristics ⁽¹⁾	158
Table 4-73. Asynchronous non-multiplexed SRAM / PSRAM / NOR read timings(1)(2)	158
Table 4-74. Asynchronous non-multiplexed SRAM / PSRAM / NOR write timings ⁽¹⁾⁽²⁾	159
Table 4-75. Asynchronous multiplexed PSRAM / NOR read timings ⁽¹⁾⁽²⁾	159
Table 4-76. Asynchronous multiplexed PSRAM / NOR write timings ⁽¹⁾⁽²⁾	160
Table 4-77. Synchronous multiplexed PSRAM / NOR read timings ⁽¹⁾⁽²⁾	160
Table 4-78. Synchronous multiplexed PSRAM write timings(1)(2)	160
Table 4-79. Synchronous non-multiplexed PSRAM / NOR read timings ⁽¹⁾⁽²⁾	161
Table 4-80. Synchronous non-multiplexed PSRAM write timings (1)(2)	161
Table 4-81. SDRAM read timings	162
Table 4-82. TIMER characteristics ⁽¹⁾	162
Table 4-83. DCI characteristics ⁽¹⁾	163
Table 4-84. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)	164
Table 4-85. WWDGT min-max timeout value at 50 MHz (f _{PCLK1}) (1)	164
Table 5-1. BGA176 package dimensions	165
Table 5-2. LQFP176 package dimensions	167
Table 5-3. LQFP144 package dimensions	169
Table 5-4. LQFP100 package dimensions	
Table 5-5. Package thermal characteristics ⁽¹⁾	173
Table 6-1. Part ordering code for GD32H737xx devices	175
Table 7-1. Revision history	176



1. General description

The GD32H737xx device belongs to the high performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M7 core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Arm® Cortex®-M7 processor is a highly efficient high-performance, embedded processor that features low interrupt latency, low-cost debug, and has backwards compatibility with existing Cortex-M profile processors. The processor has an in-order super-scalar pipeline that means many instructions can be dual-issued, including load/load and load/store instruction pairs because of multiple memory interfaces. The Cortex-M7 is a high-performance processor, which features a 6-stage superscalar pipeline with branch prediction and an optional FPU capable of single-precision and optionally double-precision operations. The instruction and data buses have been enlarged to 64-bit wide over the previous 32-bit buses. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32H737xx device incorporates the Arm® Cortex®-M7 32-bit processor core operating at 600 MHz frequency with Flash security protection to prevent illegal code/data access. It provides up to 3840 KB on-chip Flash memory, 512KB AXI SRAM and 512KB RAM shared (ITCM/DTCM/AXI) memory. An extensive range of enhanced I/Os and peripherals connected to four APB buses. The devices offer up to two 14-bit 4 MSPS ADCs, a 12 bit 5.3 MSPS ADC, a 12-bit DAC, up to twelve general 16-bit timers, two 16-bit PWM advanced timers, four 32-bit general timers, and four 16-bit basic timers, as well as standard and advanced communication interfaces: up to six SPIs, two OSPIs, four I2Cs, four USARTs and four UARTs, four I2Ss, three CANs, two USBHSs, two ENETs, two SDIOs and a MDIO. Additional peripherals as digital camera interface (DCI), EXMC interface with SDRAM extension support, TFT-LCD Interface (TLI), Image Processing Accelerator (IPA), Serial Audio Interface (SAI), Receiver of Sony/Philips Digital Interface (RSPDIF), Filter arithmetic accelerator (FAC), Real-time decryption (RTDEC) and high performance digital filter module (HPDF) are included.

The device operates from a 1.71V to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32H737xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, energy storage system, graphic display, audio player, automotive navigation, drone, IoT and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32H737xx devices features and peripheral list

Part Number		20131					GD32						
P	Part Number		VIT6	VMT6	ZGT6	ZIT6	ZMT6	IGT6	IIT6	ІМТ6	IGK6	IIK6	IMK6
F	FLASH (KB)		2048	3840	1024	2048	3840	1024	2048	3840	1024	2048	3840
	SRAM (KB)		1024	1024	1024	1024	1024	1024	1024	1024	1024	1024	1024
	General	10	10	10	12	12	12	12	12	12	12	12	12
	timer (16-	(2-3,14-	(2-3,14-16,40-	(2-3,14-16,40-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-	(2-3,14-16,30-
	bit)	16,40-44)	44)	44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)	31,40-44)
	General	4	4	4	4	4	4	4	4	4	4	4	4
	timer (32- bit)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)	(1,4,22-23)
	Advanced	2	2	2	2	2	2	2	2	2	2	2	2
ers	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Timers	Basic timer	2	2	2	2	2	2	2	2	2	2	2	2
	(32-bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)
	Basic timer	2	2	2	2	2	2	2	2	2	2	2	2
	(64-bit)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)	(50,51)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4	4	4	4	4
	UART	4	4	4	4	4	4	4	4	4	4	4	4
	I2C	4	4	4	4	4	4	4	4	4	4	4	4
	SPI/I2S	5/4	5/4	5/4	6/4	6/4	6/4	6/4	6/4	6/4	6/4	6/4	6/4
vity		(0-3,5)/(0-2,5)	(0-3,5)/(0-2,5)	(0-3,5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)	(0-5)/(0-2,5)
ectiv	OSPI	1	1	1	2	2	2	2	2	2	2	2	2
Connecti	SDIO	2	2	2	2	2	2	2	2	2	2	2	2
	MDIO	1	1	1	1	1	1	1	1	1	1	1	1
	CAN	2	3	3	2	3	3	2	3	3	2	3	3
	USBHS	1	1	1	1	1	1	2	2	2	2	2	2
	ENET	1	1	1	1	1	1	1	1	1	2	2	2



			GD32H737											
P	art Number	VGT6	VIT6	VMT6	ZGT6	ZIT6	ZMT6	IGT6	IIT6	ІМТ6	IGK6	IIK6	IMK6	
	TLI	0	1	1	0	1	1	0	1	1	0	1	1	
	DCI	1	1	1	1	1	1	1	1	1	1	1	1	
	SAI	2	2	2	3	3	3	3	3	3	3	3	3	
	RSPDIF	1	1	1	1	1	1	1	1	1	1	1	1	
	HPDF	1	1	1	1	1	1	1	1	1	1	1	1	
EX	MC/SDRAM	1/0	1/0	1/0	1/1	1/1	1/1	1/1	1/1	1/1	1/1	1/1	1/1	
	IPA	1	1	1	1	1	1	1	1	1	1	1	1	
	FAC	1	1	1	1	1	1	1	1	1	1	1	1	
	EDOUT	1	1	1	1	1	1	1	1	1	1	1	1	
	CPDM	2	2	2	2	2	2	2	2	2	2	2	2	
	RTDEC	2	2	2	2	2	2	2	2	2	2	2	2	
	TMU	1	1	1	1	1	1	1	1	1	1	1	1	
14k	oit Units	2	2	2	2	2	2	2	2	2	2	2	2	
AD	C Channels	14,12	14,12	14,12	16,14	16,14	16,14	16,14	16,14	16,14	20, 18	20, 18	20, 18	
12k	oit Units	1	1	1	1	1	1	1	1	1	1	1	1	
AD	C Channels	4	4	4	12	12	12	12	12	12	17	17	17	
DA	C Units	1	1	1	1	1	1	1	1	1	1	1	1	
	Channels	2	2	2	2	2	2	2	2	2	2	2	2	
	CMP	2	2	2	2	2	2	2	2	2	2	2	2	
	GPIO	82	82	82	113	113	113	121	121	121	134	134	134	
	Package	L	QFP10	0	L	QFP14	4	L	QFP17	6	Е	3GA17	6	



2.2. **Block diagram**

TRIGSEL

SAI2

SAI1

SAIO

SPI4

TIMER16

TIMER15 TIMER14

SPI5/I2S5

SPI3

SPI0/I2S0 USART5

USART0 TIMER7

TIMER0 ADC0~2

SAR ADC

DAC VREF

CMP0 CMP1

SW/JTAG MPU D-Cache 32KB DTCM RAM ITCM RAM ARM Cortex-M7 RAM shared Processor Fmax: 600MHz AXI SRAM Flash Memory AXI bus (64-bit) **{}** MDMA LVD PLLs RTDEC0 OSPI0 LPIRC4M SDI00 IRC64M RTDEC1 OSPI1 EXMC М DMA0 Р М SRAM0 DMA1 Р SRAM1 ENET1 SDIO1 EFUSE HWSEM CRC GPIO RCU AHB4 Peripherals USBHS1 EFUSE DMAMUX TRNG CAU HAU CPDM WWDGT AHB1 Peripherals TMU FAC APB3 (Fmax=150MHz) AHB2 Peripherals AHB Interconnect Matrix (Fmax=300MHz) TIMER44 TIMER51 СТС LPDTS TIMER23 TIMER43 TIMER50 PMU TIMER22 TIMER42 TIMER31 FWDGT LXTAL RTC TIMER41 TIMER30 VREF TIMER40 MDIO Backup RAM CMP0 IRC32K UART7 CMP1 CAN1 SYSCFG UART6 CAN0 RSPDIF EXTI EDOUT POR/PDR

I2C1

12C0 UART4

UART3

USART2

USART1

DAC SPI2/I2S2

SPI1/I2S1

TIMER6

TIMER5 TIMER4

TIMER3 TIMER2

TIMER1

HXTAL

FWDGT

PMU

Powered By LDO (0.9V)

Figure 2-1. GD32H737xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32H737Ix BGA176 pinouts






Figure 2-3. GD32H737Ix LQFP176 pinouts






Figure 2-4. GD32H737Zx LQFP144 pinouts








Figure 2-5. GD32H737Vx LQFP100 pinouts



2.4. Memory map


Table 2-2. GD32H737xx memory map

Pre-defined Regions	Bus	Address	Peripherals			
		0xD000 0000 - 0xDFFF FFFF	EXMC - SDRAM device 1			
		0xC000 0000 - 0xCFFF FFFF	EXMC - SDRAM device 0			
		0xC000 0000 - 0xCFFF FFF	(EXMC Bank 0 Region 0-3)			
External		0xA000 1000 - 0xBFFF FFFF	Reserved			
RAM		0xA000 0000 - 0xA000 0FFF	Reserved			
KAIVI		0x9000 0000 - 0x9FFF FFFF	OSPI0			
		0x8000 0000 - 0x8FFF FFFF	EXMC - NAND			
		0x7000 0000 - 0x7FFF FFFF	OSPI1			
		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM			
		0x5802 7000 - 0x5FFF FFFF	Reserved			
		0x5802 6400 - 0x5802 67FF	HWSEM			
		0x5802 6000 - 0x5802 63FF	Reserved			
Peripheral	AHB4	0x5802 5000 - 0x5802 5FFF	Reserved			
		0x5802 4C00 - 0x5802 4FFF	CRC			
		0x5802 4800 - 0x5802 4BFF	Reserved			
		0x5802 4400 - 0x5802 47FF	RCU			





Pre-defined			ZI II OI XX DataSHCC
Regions	Bus	Address	Peripherals
		0x5802 2C00 - 0x5802 43FF	Reserved
		0x5802 2800 - 0x5802 2BFF	GPIOK
ļ		0x5802 2400 - 0x5802 27FF	GPIOJ
		0x5802 2000 - 0x5802 23FF	Reserved
		0x5802 1C00 - 0x5802 1FFF	GPIOH
		0x5802 1800 - 0x5802 1BFF	GPIOG
		0x5802 1400 - 0x5802 17FF	GPIOF
		0x5802 1000 - 0x5802 13FF	GPIOE
		0x5802 0C00 - 0x5802 0FFF	GPIOD
		0x5802 0800 - 0x5802 0BFF	GPIOC
		0x5802 0400 - 0x5802 07FF	GPIOB
ļ		0x5802 0000 - 0x5802 03FF	GPIOA
		0x5801 0000 - 0x5801 FFFF	Reserved
		0x5800 7400 - 0x5800 FFFF	Reserved
		0x5800 7000 - 0x5800 73FF	Reserved
		0x5800 6C00 - 0x5800 6FFF	Reserved
		0x5800 6800 - 0x5800 6BFF	LPDTS
		0x5800 5800 - 0x5800 67FF	PMU
		0x5800 5400 - 0x5800 57FF	Reserved
		0x5800 4C00 - 0x5800 53FF	Reserved
		0x5800 4800 - 0x5800 4BFF	FWDGT
		0x5800 4000 - 0x5800 43FF	RTC
		0x5800 3C00 - 0x5800 3FFF	VREF
	APB4	0x5800 3800 - 0x5800 3BFF	CMP0 - CMP1
	AFD4	0x5800 3400 - 0x5800 37FF	Reserved
		0x5800 3000 - 0x5800 33FF	Reserved
		0x5800 2C00 - 0x5800 2FFF	Reserved
		0x5800 2800 - 0x5800 2BFF	Reserved
		0x5800 2400 - 0x5800 27FF	Reserved
		0x5800 2000 - 0x5800 23FF	Reserved
		0x5800 1C00 - 0x5800 1FFF	Reserved
		0x5800 1400 - 0x5800 17FF	Reserved
		0x5800 0800 - 0x5800 13FF	Reserved
		0x5800 0400 - 0x5800 07FF	SYSCFG
		0x5800 0000 - 0x5800 03FF	EXTI
		0x5200 C000 - 0x57FF FFFF	Reserved
		0x5200 BC00 - 0x5200 BFFF	RTDEC1
	AHB3	0x5200 B800 - 0x5200 BBFF	RTDEC0
		0x5200 B400 - 0x5200 B7FF	OSPIM
		0x5200 B000 - 0x5200 B3FF	Reserved






Pre-defined			
Regions	Bus	Address	Peripherals
		0x5200 A000 - 0x5200 AFFF	OSPI1
		0x5200 9400 - 0x5200 9FFF	Reserved
		0x5200 9000 - 0x5200 93FF	RAMECCMU Region 0
		0x5200 8000 - 0x5200 8FFF	CPDM(SDIO0)
		0x5200 7000 - 0x5200 7FFF	SDIO0
		0x5200 6000 - 0x5200 6FFF	Reserved
		0x5200 5000 - 0x5200 5FFF	OSPI0
		0x5200 4000 - 0x5200 4FFF	EXMC
		0x5200 3400 - 0x5200 3FFF	Reserved
		0x5200 3000 - 0x5200 33FF	Reserved
		0x5200 2000 - 0x5200 2FFF	Flash memory interface
		0x5200 1000 - 0x5200 1FFF	IPA
		0x5200 0000 - 0x5200 0FFF	MDMA
		0x5110 0000 - 0x51FF FFFF	Reserved
		0x5100 0000 - 0x510F FFFF	AXI interconnect matrix
		0x5006 1000 - 0x50FF FFFF	Reserved
		0x5006 0C00 - 0x5006 0FFF	Reserved
		0x5006 0800 - 0x5006 0BFF	Reserved
		0x5006 0400 - 0x5006 07FF	Reserved
		0x5006 0000 - 0x5006 03FF	Reserved
		0x5005 0400 - 0x5005 FFFF	Reserved
	APB3	0x5005 0000 - 0x5005 03FF	Reserved
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	Reserved
		0x5000 3000 - 0x5000 3FFF	WWDGT
		0x5000 2000 - 0x5000 2FFF	Reserved
		0x5000 1000 - 0x5000 1FFF	TLI
		0x5000 0000 - 0x5000 0FFF	Reserved
		0x4802 5000 - 0x4FFF FFFF	Reserved(AHB2)
		0x4802 4800 - 0x4802 4FFF	FAC
		0x4802 4400 - 0x4802 47FF	TMU
		0x4802 4000 - 0x4802 43FF	Reserved
		0x4802 3000 - 0x4802 3FFF	RAMECCMU Region 1
	AHB2	0x4802 2C00 - 0x4802 2FFF	Reserved(AHB2)
		0x4802 2800 - 0x4802 2BFF	CPDM(SDIO1)
		0x4802 2400 - 0x4802 27FF	SDIO1
		0x4802 1C00 - 0x4802 23FF	Reserved(AHB2)
		0x4802 1800 - 0x4802 1BFF	TRNG
		0x4802 1400 - 0x4802 17FF	HAU
1		0x4802 1000 - 0x4802 13FF	CAU






Pre-defined			
Regions	Bus	Address	Peripherals
		0x4802 0400 - 0x4802 0FFF	Reserved(AHB2)
		0x4802 0000 - 0x4802 03FF	DCI
		0x4800 1800 - 0x4801 FFFF	Reserved(AHB2)
		0x4800 1400 - 0x4800 17FF	Reserved
		0x4800 1000 - 0x4800 13FF	Reserved
		0x4800 0C00 - 0x4800 0FFF	Reserved
		0x4800 0800 - 0x4800 0BFF	Reserved
		0x4800 0400 - 0x4800 07FF	Reserved
		0x4800 0000 - 0x4800 03FF	Reserved
		0x400C 0000 - 0x47FF FFFF	Reserved(AHB1)
		0x4008 0000 - 0x400B FFFF	USBHS1
		0x4004 0000 - 0x4007 FFFF	USBHS0
		0x4003 8C00 - 0x4003 FFFF	Reserved
		0x4003 8400 - 0x4003 8BFF	Reserved
		0x4003 8000 - 0x4003 83FF	Reserved
		0x4003 3000 - 0x4003 7FFF	Reserved
		0x4003 0000 - 0x4003 2FFF	Reserved
		0x4002 C000 - 0x4002 FFFF	Reserved
		0x4002 BC00 - 0x4002 BFFF	
		0x4002 B000 - 0x4002 BBFF	ENET1
		0x4002 A000 - 0x4002 AFFF	
		0x4002 8000 - 0x4002 9FFF	ENET0
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
	AHB1	0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
		0x4002 3C00 - 0x4002 3FFF	Reserved
		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	Reserved
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	EFUSE
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	Reserved
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	Reserved
		0x4002 0C00 - 0x4002 0FFF	Reserved






Pre-defined		GB3211737 XX Datasire				
Regions	Bus	Address	Peripherals			
		0x4002 0800 - 0x4002 0BFF	DMAMUX			
		0x4002 0400 - 0x4002 07FF	DMA1			
		0x4002 0000 - 0x4002 03FF	DMA0			
		0x4001 F400 - 0x4001 FFFF	Reserved			
		0x4001 F000 - 0x4001 F3FF	TIMER44			
		0x4001 DC00 - 0x4001 DFFF	TIMER43			
		0x4001 D800 - 0x4001 DBFF	TIMER42			
		0x4001 D400 - 0x4001 D7FF	TIMER41			
		0x4001 D000 - 0x4001 D3FF	TIMER40			
		0x4001 C000 - 0x4001 CFFF	CAN2(4KB)			
		0x4001 B000 - 0x4001 BFFF	CAN1(4KB)			
		0x4001 A000 - 0x4001 AFFF	CAN0(4KB)			
		0x4001 8C00 - 0x4001 9FFF	Reserved			
		0x4001 8800 - 0x4001 8BFF	EDOUT			
		0x4001 8400 - 0x4001 87FF	TRIGSEL			
		0x4001 8000 - 0x4001 83FF	Reserved(APB2)			
		0x4001 7C00 - 0x4001 7FFF	Reserved			
		0x4001 7800 - 0x4001 7BFF	Reserved			
		0x4001 7400 - 0x4001 77FF	Reserved			
		0x4001 7000 - 0x4001 73FF	HPDF			
		0x4001 6C00 - 0x4001 6FFF	Reserved			
	APB2	0x4001 6800 - 0x4001 6BFF	Reserved			
		0x4001 6400 - 0x4001 67FF	Reserved			
		0x4001 6000 - 0x4001 63FF	SAI2			
		0x4001 5C00 - 0x4001 5FFF	SAI1			
		0x4001 5800 - 0x4001 5BFF	SAI0			
		0x4001 5400 - 0x4001 57FF	Reserved			
		0x4001 5000 - 0x4001 53FF	SPI4			
		0x4001 4C00 - 0x4001 4FFF	Reserved			
		0x4001 4800 - 0x4001 4BFF	TIMER16			
		0x4001 4400 - 0x4001 47FF	TIMER15			
		0x4001 4000 - 0x4001 43FF	TIMER14			
		0x4001 3C00 - 0x4001 3FFF	Reserved			
		0x4001 3800 - 0x4001 3BFF	SPI5/I2S5			
		0x4001 3400 - 0x4001 37FF	SPI3			
		0x4001 3000 - 0x4001 33FF	SPI0/I2S0			
		0x4001 2C00 - 0x4001 2FFF	ADC2			
		0x4001 2800 - 0x4001 2BFF	ADC1			
		0x4001 2400 - 0x4001 27FF	ADC0			
		0x4001 2000 - 0x4001 23FF	Reserved			






Pre-defined			ZHT STXX Dalasheel
Regions	Bus	Address	Peripherals
inegionio		0x4001 1C00 - 0x4001 1FFF	Reserved
		0x4001 1800 - 0x4001 1BFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0C00 - 0x4001 0FFF	Reserved
		0x4001 0800 - 0x4001 0BFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 F800 - 0x4000 FFFF	Reserved
		0x4000 F400 - 0x4000 F7FF	TIMER51
		0x4000 F000 - 0x4000 F3FF	TIMER50
		0x4000 EC00 - 0x4000 EFFF	TIMER31
		0x4000 E800 - 0x4000 EBFF	TIMER30
		0x4000 E400 - 0x4000 E7FF	TIMER23
		0x4000 E000 - 0x4000 E3FF	TIMER22
		0x4000 DC00 - 0x4000 DFFF	Reserved
		0x4000 D800 - 0x4000 DBFF	Reserved
		0x4000 D400 - 0x4000 D7FF	Reserved
		0x4000 D000 - 0x4000 D3FF	Reserved
		0x4000 CC00 - 0x4000 CFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	Reserved
		0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	12C2
	A DD 4	0x4000 9800 - 0x4000 BFFF	Reserved
	APB1	0x4000 9400 - 0x4000 97FF	MDIO
		0x4000 8800 - 0x4000 93FF	Reserved
		0x4000 8400 - 0x4000 87FF	СТС
		0x4000 8000 - 0x4000 83FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC0/DAC1
		0x4000 7000 - 0x4000 73FF	Reserved
		0x4000 6C00 - 0x4000 6FFF	Reserved
		0x4000 6800 - 0x4000 6BFF	Reserved
		0x4000 6400 - 0x4000 67FF	Reserved
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C3
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4





Pre-defined		GD3			
Regions	Bus	Address	Peripherals		
		0x4000 4C00 - 0x4000 4FFF	UART3		
		0x4000 4800 - 0x4000 4BFF	USART2		
		0x4000 4400 - 0x4000 47FF	USART1		
		0x4000 4000 - 0x4000 43FF	RSPDIF		
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2		
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1		
		0x4000 3400 - 0x4000 37FF	Reserved		
		0x4000 3000 - 0x4000 33FF	Reserved		
		0x4000 2C00 - 0x4000 2FFF	Reserved		
		0x4000 2800 - 0x4000 2BFF	Reserved		
		0x4000 2400 - 0x4000 27FF	Reserved		
		0x4000 2000 - 0x4000 23FF	Reserved		
		0x4000 1C00 - 0x4000 1FFF	Reserved		
		0x4000 1800 - 0x4000 1BFF	Reserved		
		0x4000 1400 - 0x4000 17FF	TIMER6		
		0x4000 1000 - 0x4000 13FF	TIMER5		
		0x4000 0C00 - 0x4000 0FFF	TIMER4		
		0x4000 0800 - 0x4000 0BFF	TIMER3		
		0x4000 0400 - 0x4000 07FF	TIMER2		
		0x4000 0000 - 0x4000 03FF	TIMER1		
		0x3880 1000 - 0x3FFF FFFF	Reserved		
		0x3880 0000 - 0x3880 0FFF	Backup SRAM		
		0x3000 8000 - 0x387F FFFF	Reserved		
		0x3000 4000 - 0x3000 7FFF	SRAM1(16KB)		
		0x3000 0000 - 0x3000 3FFF	SRAM0(16KB)		
		0x2410 0000 - 0x2FFF FFFF	Reserved		
		0x2408 0000 - 0x240F FFFF	RAM(512KB) shared		
		0.0400 0000 0.0407 FFFF	(ITCM/DTCM/AXI)		
		0x2400 0000 - 0x2407 FFFF	AXI SRAM(512KB)		
SRAM		0x2008 0000 - 0x23FF FFFF	Reserved		
		0x2007 0000 - 0x2007 FFFF	_		
		0x2006 0000 - 0x2006 FFFF			
		0x2003 0000 - 0x2005 FFFF			
		0x2002 0000 - 0x2002 FFFF			
		0x2001 C000 - 0x2001 FFFF	DTCM RAM(from RAM shared)		
		0x2001 8000 - 0x2001 BFFF			
		0x2001 0000 - 0x2001 7FFF			
		0x2000 D000 - 0x2000 FFFF			
		0x2000 C000 - 0x2000 CFFF			
		0x2000 8000 - 0x2000 BFFF			





Pre-defined		0_0	ZH737XX Dalasheel
Regions	Bus	Address	Peripherals
		0x2000 5000 - 0x2000 7FFF	
		0x2000 2000 - 0x2000 4FFF	
		0x2000 1000 - 0x2000 1FFF	
		0x2000 0000 - 0x2000 0FFF	
		0x1FFF FC10 - 0x1FFF FFFF	Reserved
		0x1FFF FC00 - 0x1FFF FC0F	Reserved
		0x1FFF F818 - 0x1FFF BFFF	Reserved
		0x1FFF F800 - 0x1FFF F817	Reserved
		0x1FFF F000 - 0x1FFF F7FF	Reserved
		0x1FFF EC00 - 0x1FFF EFFF	Reserved
		0x1FFF C010 - 0x1FFF EBFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Reserved
		0x1FFF B000 - 0x1FFF BFFF	Reserved
		0x1FFF 8000 - 0x1FFF AFFF	Reserved
		0x1FFF 7A10 - 0x1FFF 7FFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 7400 - 0x1FFF 77FF	Reserved
		0x1FFF 7000 - 0x1FFF 73FF	Reserved
		0x1FFF 0000 - 0x1FFF 6FFF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1FF6 0000 - 0x1FFE BFFF	Reserved
Code		0x1FF4 0000 - 0x1FF5 FFFF	Reserved
		0x1FFF 9000 - 0x1FF3 FFFF	Reserved
		0x1FF0 0000 - 0x1FFF 8FFF	System Memory
		0x1002 0000 - 0x1FEF FFFF	Reserved
		0x1001 0000 - 0x1001 FFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x0A00 D000 - 0x0FFF FFFF	Reserved
		0x0A00 C000 - 0x0A00 CFFF	Reserved
		0x0A00 8000 - 0x0A00 BFFF	Reserved
		0x0A00 0000 - 0x0A00 7FFF	Reserved
		0x08C0 1000 - 0x09FF FFFF	Reserved
		0x08C0 0000 - 0x08C0 0FFF	Reserved
		0x0881 0000 - 0x08BF FFFF	Reserved
		0x0880 0000 - 0x0880 FFFF	Reserved
		0x0840 0000 - 0x087F FFFF	Reserved
		0x083C 0000 - 0x083F FFFF	Reserved
		0x0830 0000 - 0x083B FFFF	Flach mamory
		0x0810 0000 - 0x082F FFFF	Flash memory




GD32H737xx Datasheet

Pre-defined Regions	Bus	Address	Peripherals
		0x0808 0000 - 0x080F FFFF	
		0x0806 0000 - 0x0807 FFFF	
		0x0802 0000 - 0x0805 FFFF	
		0x0801 0000 - 0x0801 FFFF	
		0x0800 0000 - 0x0800 FFFF	
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Reserved
		0x0008 0000 - 0x000F FFFF	Reserved
		0x0002 6000 - 0x0007 FFFF	
		0x0002 0000 - 0x0002 5FFF	
		0x0001 0000 - 0x0001 FFFF	ITCM RAM(from RAM shared)
		0x0000 0000 - 0x0000 FFFF	



2.5. Clock tree

Figure 2-6. GD32H737xx clock tree



Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator



IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators IRC64M: Internal 64M RC oscillators

2.6. Pin definitions

2.6.1. GD32H737lx LQFP176 pin definitions

Table 2-3. GD32H737Ix LQFP176 pin definitions

GD32H737lx LQFP176					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
PE2	1	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, SAI2_MCLK0, OSPIM_P0_IO2, SAI2_CLK0, EXMC_A23, EVENTOUT	
PE3	2	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, SAI2_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT	
PE4	3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, SAI2_FS0, SAI2_DAT1, EXMC_A20, DCI_D4, TLI_B0 ⁽³⁾ , EVENTOUT	
PE5	4	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, SAI2_SCK0, SAI2_CLK1, EXMC_A21, DCI_D6, TLI_G0(3), EVENTOUT	
PE6	5	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI2_SD0, SAI2_DAT0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1(3), EVENTOUT	
VSS	6	Р	-	Default: VSS	
VDD	7	Р	-	Default: VDD	
VBAT	8	Р	-	Default: VBAT	
PC13	9	I/O		Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT	
PC14- OSC32IN	10	I/O		Default: PC14 Alternate: EVENTOUT Additional: OSC32IN	
PC15- OSC32OU T	11	I/O		Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT	



				GD32H737lx LQFP176
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
VSS	12	Р	-	Default: VSS
VDD	13	Р	-	Default: VDD
VSSSMPS	14	Р	-	Default: VSSSMPS
VLXSMPS	15	Р	-	Default: VLXSMPS
VDDSMPS	16	Р	-	Default: VDDSMPS
VFBSMPS	17	Р	-	Default: VFBSMPS
PF0	18	I/O		Default: PF0 Alternate: I2C1_SDA, USBHS0_ULPI_D4, OSPIM_P1_IO0, EXMC_A0, TIMER22_CH0, EVENTOUT
PF1	19	I/O		Default: PF1 Alternate: I2C1_SCL, USBHS0_ULPI_D5, OSPIM_P1_IO1, EXMC_A1, TIMER22_CH1, EVENTOUT
PF2	20	I/O		Default: PF2 Alternate: I2C1_SMBA, USBHS0_ULPI_D6, OSPIM_P1_IO2, EXMC_A2, TIMER22_CH2, EVENTOUT
PF3	21	I/O		Default: PF3 Alternate: OSPIM_P1_IO3, EXMC_A3, TIMER22_CH3, EVENTOUT Additional: ADC2 IN5
PF4	22	I/O		Default: PF4 Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX, HPDF_DATAIN2, USART2_RTS, USART2_DE, UART3_RTS, UART3_DE, OSPIM_P1_SCK, SDIO1_D0, EXMC_A4, TRIGSEL_OUT1, TLI_PIXCLK(3), EVENTOUT Additional: ADC2_IN9
PF5	23	I/O		Default: PF5 Alternate: TIMER0_MCH2, TIMER7_MCH2, USART0_RX, HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_A5, TRIGSEL_OUT5, TLI_G7 ⁽³⁾ , EVENTOUT Additional: ADC2_IN4
VSS	24	Р	-	Default: VSS
VDD	25	Р	-	Default: VDD
PF6	26	I/O		Default: PF6 Alternate: TIMER15_CH0, CAN2_RX ⁽³⁾ , SPI4_NSS, SAI0_SD1, UART6_RX, SAI2_SD1, OSPIM_P0_IO3, EXMC_D24, TIMER22_CH0, EVENTOUT Additional: ADC2_IN8
PF7	27	I/O		Default: PF7 Alternate: TIMER16_CH0, CAN2_TX ⁽³⁾ , SPI4_SCK, SAI0_MCLK1, UART6_TX, SAI2_MCLK1, OSPIM_P0_IO2, EXMC_D25, TIMER22_CH1, EVENTOUT Additional: ADC2_IN3
PF8	28	I/O		Default: PF8 Alternate: TIMER15_MCH0, SPI4_MISO, SAI0_SCK1,



GD32H737lx LQFP176							
	Pin I/O						
Pin Name	Pins	Type ⁽¹⁾		Functions description			
				UART6_RTS, UART6_DE, SAI2_SCK1, OSPIM_P0_IO0, EXMC_D26, TIMER22_CH2, EVENTOUT Additional: ADC2_IN7			
PF9	29	I/O		Default: PF9 Alternate: TIMER16_MCH0, SPI4_MOSI, SAI0_FS1, UART6_CTS, SAI2_FS1, OSPIM_P0_IO1, EXMC_D27, TIMER22_CH3, EVENTOUT Additional: ADC2_IN2			
PF10	30	I/O		Default: PF10 Alternate: TIMER15_BRKIN0, SAI0_DAT2, OSPIM_P0_SCK, SAI2_DAT2, DCI_D11, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC2_IN6			
PH0- OSCIN	31	I/O		Default: PH0 Alternate: EVENTOUT Additional: OSCIN			
PH1- OSCOUT	32	I/O		Default: PH1 Alternate: EVENTOUT Additional: OSCOUT			
NRST	33	-	-	Default: NRST			
PC0	34	I/O		Default: PC0 Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4, TIMER40_CH0, SAI1_FS1, EXMC_A25, USBHS0_ULPI_STP, TLI_G2 ⁽³⁾ , EXMC_SDNWE, TRIGSEL_IN8, TLI_R5 ⁽³⁾ , EVENTOUT Additional: ADC012_IN10			
PC1	35	I/O		Default: PC1 Alternate: TRACED0, SAI2_DAT0, SAI0_DAT0, HPDF_DATAIN0, HPDF_CKIN4, SPI1_MOSI, I2S1_SD, SAI0_SD0, TIMER40_MCH0, SAI2_SD0, SDIO1_CK, OSPIM_P0_IO4, ETH0_MDC, MDC, TRIGSEL_IN9, TLI_G5 ⁽³⁾ , EVENTOUT Additional: ADC012_IN11, RTC_TAMP2, WKUP5			
PC2_C	36	I/O		Default: PC2_C ⁽⁵⁾ Additional: ADC2_IN0			
PC3_C	37	I/O		Default: PC3_C ⁽⁵⁾ Additional: ADC2_IN1			
VSSA	38	Р	-	Default: VSSA			
VREFP	39	Р	-	Default: VREFP			
VDDA	40	Р	-	Default: VDDA			
PA0	41	I/O		Default: PA0 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS, OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD, SAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT Additional: ADC0_IN16, WKUP0			



GD32H737lx LQFP176						
		Pin	I/O			
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description		
PA1	42	I/O		Default: PA1 Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0, USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3, SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1, TLI_R2 ⁽³⁾ , EVENTOUT Additional: ADC0_IN17		
PA2	43	I/O		Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0, OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO, MDIO, TRIGSEL_IN7, TLI_R1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN14, WKUP1		
VDD	44	Р	-	Default: VDD		
VSS	45	Р	_	Default: VSS		
PA3	46	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1, I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2 ⁽³⁾ , USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4, TLI_B5 ⁽³⁾ , EVENTOUT Additional: ADC01_IN15		
VSS	47	Р	-	Default: VSS		
VDD	48	Р	-	Default: VDD		
PA4	49	I/O		Default: PA4 Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8, DCI_HSYNC, TLI_VSYNC(3), EVENTOUT Additional: ADC01_IN18, DAC0_OUT0		
PA5	50	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0, SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK, USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4 ⁽³⁾ , EVENTOUT Additional: ADC01_IN19, DAC0_OUT1		
PA6	51	I/O		Default: PA6 Alternate: TIMER0_BRKIN0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3, SPI5_MISO, CMP_MUX_OUT0, MDC, DCI_PIXCLK, TLI_G2 ⁽³⁾ , EVENTOUT Additional: ADC01_IN3		
PA7	52	I/O		Default: PA7 Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0, SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD, OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE, TRIGSEL_IN5, TLI_VSYNC ⁽³⁾ , EVENTOUT Additional: ADC01_IN7		
PC4	53	I/O		Default: PC4		



	GD32H737Ix LQFP176				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2, I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN, ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7 ⁽³⁾ , EVENTOUT Additional: ADC01_IN4, CMP0_IM7	
PC5	54	I/O		Default: PC5 Alternate: PMU_SLEEP, SAI2_DAT2, SAI0_DAT2, HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3, ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC01_IN8	
PB0	55	I/O		Default: PB0 Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1, OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3 ⁽³⁾ , USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN9, CMP0_IP0	
PB1	56	I/O		Default: PB1 Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2, OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6 ⁽³⁾ , USBHS0_ULPI_D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0 ⁽³⁾ , EVENTOUT	
PB2	57	I/O		Additional: ADC01_IN5, CMP0_IM6 Default: PB2 Alternate: RTC_OUT, SAI2_DAT0, SAI0_DAT0, EXMC_D10, HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD, SAI2_SD0, OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI, EVENTOUT Additional: CMP0_IP1	
PF11	58	I/O		Default: PF11 Alternate: SPI4_MOSI, SAI1_SD1, EXMC_SDNRAS, DCI_D12, TIMER23_CH0, EVENTOUT Additional: ADC0_IN2	
PF12	59	I/O		Default: PF12 Alternate: EXMC_A6, TIMER23_CH1, EVENTOUT Additional: ADC0_IN6	
PF13	60	I/O		Default: PF13 Alternate: HPDF_DATAIN6, I2C3_SMBA, EXMC_A7, TIMER23_CH2, EVENTOUT Additional: ADC1_IN2	
PF14	61	I/O		Default: PF14 Alternate: HPDF_CKIN6, I2C3_SCL, SPI4_IO2, EXMC_A8, TIMER23_CH3, EVENTOUT Additional: ADC1_IN6	
PF15	62	I/O		Default: PF15 Alternate: I2C3_SDA, SPI4_IO3, EXMC_A9, EVENTOUT	



GD32H737lx LQFP176				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PG0	63	I/O		Default: PG0 Alternate: TIMER31_CH0, OSPIM_P1_IO4, EXMC_A10, EVENTOUT
VSS	64	Р	-	Default: VSS
VDD	65	Р	-	Default: VDD
PG1	66	I/O		Default: PG1 Alternate: TIMER31_CH1, USBHS1_ULPI_D3, OSPIM_P1_IO5, EXMC_A11, EVENTOUT
PE7	67	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX, OSPIM_P0_IO4, EXMC_D4, EVENTOUT Additional: CMP1_IM7
PE8	68	I/O		Default: PE8 Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX, OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT
PE9	69	I/O		Default: PE9 Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2, UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6, EVENTOUT Additional: CMP1_IP0
VSS	70	Р	-	Default: VSS
VDD	71	Р	-	Default: VDD
PE10	72	I/O		Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3, UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT Additional: CMP1_IM6
PE11	73	I/O		Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, SPI3_NSS, SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3 ⁽³⁾ , EVENTOUT Additional: CMP1_IP1
PE12	74	I/O		Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK, SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4 ⁽³⁾ , EVENTOUT
PE13	75	I/O		Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO, SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE ⁽³⁾ , EVENTOUT
PE14	76	I/O		Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1, EXMC_D11, TLI_PIXCLK(3), EVENTOUT
PE15	77	I/O		Default: PE15 Alternate: TIMER0_BRKIN0, TLI_HSYNC(3), EXMC_D12, CMP_MUX_OUT4, TLI_R7(3), EVENTOUT
PB10	78	I/O		Default: PB10



	GD32H737 XX DataSHee					
	GD32H737lx LQFP176					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN, USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4 ⁽³⁾ , EVENTOUT		
PB11	79	I/O		Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7, USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN, USBHS1_SOF, TLI_G5 ⁽³⁾ , EVENTOUT		
VCORE	80	Р	-	Default: VCORE		
VSS	81	Р	-	Default: VSS		
VDDLDO	82	Р	_	Default: VDDLDO		
VSS	83	Р	-	Default: VSS		
VDD	84	Р	_	Default: VDD		
PB12	85	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS, I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX, USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0, CMP_MUX_OUT2, UART4_RX, EVENTOUT Additional: USBHS1_VBUS		
PB13	86	I/O	5VT	Default: PB13 Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2, SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS, USBHS1_ID, CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1, SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT		
USBHS1_	87	I/O		Default: USBHS1_DM ⁽⁴⁾		
USBHS1_ DP	88	I/O		Default: USBHS1_DP ⁽⁴⁾		
PD8	89	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0, RSPDIF_CH1, EXMC_D13, EVENTOUT		
PD9	90	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1, EXMC_D14, EVENTOUT		
PD10	91	I/O		Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3 ⁽³⁾ , EVENTOUT		
VDD	92	Р	-	Default: VDD		
VSS	93	Р	-	Default: VSS		
PD11	94	I/O		Default: PD11 Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0, EXMC_A16, EXMC_CLE, EVENTOUT		



GD32H737lx LQFP176					
D:	Pin I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
PD12	95	I/O		Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL, CAN2_RX ⁽³⁾ , EDOUT_A, USART2_RTS, USART2_DE, OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE, DCI_D12, EVENTOUT	
PD13	96	I/O		Default: PD13 Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA, CAN2_TX ⁽³⁾ , EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0, EXMC_A18, DCI_D13, EVENTOUT	
PD14	97	I/O		Default: PD14 Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2, EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT	
PD15	98	I/O		Default: PD15 Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3, UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT	
VDD	99	Р	-	Default: VDD	
VSS	100	Р	-	Default: VSS	
PJ8	101	I/O		Default: PJ8 Alternate: TIMER0_MCH2, TIMER7_CH0, SPI4_IO2, USBHS1_ULPI_STP, UART7_TX, TLI_G1 ⁽³⁾ , EVENTOUT	
PJ9	102	I/O		Default: PJ9 Alternate: TIMER0_CH2, TIMER7_MCH0, SPI4_IO3, USBHS1_ULPI_DIR, UART7_RX, TLI_G2 ⁽³⁾ , EVENTOUT	
PJ10	103	I/O		Default: PJ10 Alternate: TIMER0_MCH1, TIMER7_CH1, SPI4_MOSI, USBHS1_ULPI_NXT, TLI_G3 ⁽³⁾ , EVENTOUT	
PJ11	104	I/O		Default: PJ11 Alternate: TIMER0_CH1, TIMER7_MCH1, SPI4_MISO, USBHS1_ULPI_CK, TLI_G4 ⁽³⁾ , EVENTOUT	
VDD	105	Р	-	Default: VDD	
VSS	106	Р	-	Default: VSS	
PK0	107	I/O		Default: PK0 Alternate: TIMER0_MCH0, TIMER7_CH2, SPI4_SCK, USBHS1_ULPI_D0, CMP_MUX_OUT8, TLI_G5 ⁽³⁾ , EVENTOUT	
PK1	108	I/O		Default: PK1 Alternate: TIMER0_CH0, TIMER7_MCH2, SPI4_NSS, USBHS1_ULPI_D1, CMP_MUX_OUT9, TLI_G6 ⁽³⁾ , EVENTOUT	
PK2	109	I/O		Default: PK2 Alternate: TIMER0_BRKIN0, TIMER7_BRKIN0, USBHS1_ULPI_D2, CMP_MUX_OUT10, TLI_G7 ⁽³⁾ , EVENTOUT	
PG2	110	I/O	-	Default: PG2	



	GD32H737Ix LQFP176				
Din Nama	Dina	Pin	I/O		
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
				Alternate: TIMER0_BRKIN1, TIMER7_BRKIN0,	
				TIMER31_CH2, SPI1_MISO, USBHS1_ULPI_D4,	
				CMP_MUX_OUT5, EXMC_A12, TIMER23_ETI, EVENTOUT	
				Default: PG3	
PG3	111	I/O		Alternate: TIMER7_BRKIN2, TIMER31_CH3, SPI1_MOSI,	
1 00				I2S1_SD, USBHS1_ULPI_D5, CMP_MUX_OUT6,	
				EXMC_A13, TIMER22_ETI, EVENTOUT	
VSS	112	Р	-	Default: VSS	
VDD	113	Р	-	Default: VDD	
				Default: PG4	
PG4	114	I/O		Alternate: TIMER0_BRKIN2, TIMER7_BRKIN1,	
1 04		"		TIMER31_ETI, USBHS1_ULPI_D6, CMP_MUX_OUT7,	
				EXMC_A14, EVENTOUT	
				Default: PG5	
PG5	115	I/O		Alternate: TIMER0_ETI, TIMER30_CH0, USBHS1_ULPI_D7,	
				EXMC_A15, EVENTOUT	
		I/O		Default: PG6	
PG6	116			Alternate: TIMER16_BRKIN0, TIMER30_CH1,	
				OSPIM_P0_CSN, EXMC_NE2, DCI_D12, TLI_R7 ⁽³⁾ ,	
				EVENTOUT P. C. V. DOZ	
	117	I/O		Default: PG7	
PG7				Alternate: EXMC_D28, TIMER30_CH2, SAI0_MCLK0, USART5_CK, EXMC_INT, DCI_D13, TLI_PIXCLK ⁽³⁾ ,	
				EVENTOUT	
				Default: PG8	
	118	I/O		Alternate: TIMER7_ETI, TIMER30_CH3, SPI5_NSS,	
PG8				I2S5_WS, USART5_RTS, USART5_DE, RSPDIF_CH2,	
				ETH0_PPS_OUT, EXMC_SDCLK, TLI_G7 ⁽³⁾ , EVENTOUT	
VSS	119	Р	_	Default: VSS	
VDD50US					
В	120	Р	-	Default: VDD50USB	
VDD33US					
В	121	Р	-	Default: VDD33USB	
				Default: PC6	
	122	I/O		Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0,	
PC6				HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR,	
				EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0,	
				TLI_HSYNC ⁽³⁾ , EVENTOUT	
		I/O		Default: PC7	
PC7	123			Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1,	
				HPDF_DATAIN3, I2S2_MCK, USART5_RX,	
				SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7,	
				DCI_D1, TLI_G6 ⁽³⁾ , EVENTOUT	
PC8	124	I/O		Default: PC8	



	GD32H737ix LQFP176							
		Pin	I/O	0002117071X EQ11 170				
Pin Name	Pins	Type ⁽¹⁾		Functions description				
				Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2,				
				USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1,				
				EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT				
				Default: PC9				
				Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3,				
PC9	125	I/O		TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS,				
				OSPIM_P0_IO0, TLI_G3 ⁽³⁾ , SDIO0_D1, DCI_D3, TLI_B2 ⁽³⁾ ,				
				EVENTOUT				
VDD	126	Р	-	Default: VDD				
				Default: PA8				
PA8	127	I/O		Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2,				
. 7.0		.,, 0		I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX,				
				CMP_MUX_OUT1, TLI_B3 ⁽³⁾ , TLI_R6 ⁽³⁾ , EVENTOUT				
ı				Default: PA9				
				Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,				
PA9	128	I/O	5VT	USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5 ⁽³⁾ ,				
				EVENTOUT				
				Additional: USBHS0_VBUS				
		I/O	5VT	Default: PA10				
PA10	129			Alternate: TIMERO_CH2, USARTO_RX, TRIGSEL_IN12,				
				USBHS0_ID, MDIO, TLI_B4 ⁽³⁾ , DCI_D1, TLI_B1 ⁽³⁾ , EVENTOUT				
USBHS0_				EVENTOOT				
DM	130	I/O		Default: USBHS0_DM ⁽⁴⁾				
USBHS0_								
DP	131	I/O		Default: USBHS0_DP ⁽⁴⁾				
DF				Default: JTMS, SWDIO, PA13				
		132 I/O		Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS,				
PA13	132			I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX,				
17110	102	.,,	ļ	MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4 ⁽³⁾ ,				
				EVENTOUT				
VCORE	133	Р	-	Default: VCORE				
VSS	134	Р	-	Default: VSS				
VDDLDO	135	Р	-	Default: VDDLDO				
VDD	136	Р	-	Default: VDD				
VSS	137	Р	-	Default: VSS				
				Default: JTCK, SWCLK, PA14				
				Alternate: TLI_G7 ⁽³⁾ , SPI1_SCK, I2S1_CK, UART3_TX,				
PA14	138	I/O		USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX,				
	. 30	"		MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5 ⁽³⁾ ,				
				EVENTOUT				
				Default: JTDI, PA15				
PA15	139	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,				
				I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS,				



	GD32H737Ix LQFP176						
		Pin	I/O				
Pin Name	Pins		Level ⁽²⁾	Functions description			
				UART3_RTS, UART3_DE, TLI_R3 ⁽³⁾ , UART6_TX, MDIO_A0,			
				TRIGSEL_OUT0, TLI_B6 ⁽³⁾ , EVENTOUT			
				Default: PC10			
				Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK,			
PC10	140	I/O		I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1,			
				TLI_B1 ⁽³⁾ , MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2 ⁽³⁾ ,			
				EVENTOUT			
				Default: PC11			
PC11	141	I/O		Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO,			
				USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2,			
				MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4 ⁽³⁾ , EVENTOUT			
				Default: PC12			
PC12	142	I/O		Alternate: TRACED3, EXMC_D6, TIMER14_CH0,			
				SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK,			
				UART4_TX, SDIO0_CK, DCI_D9, TLI_R6 ⁽³⁾ , EVENTOUT			
				Default: PD0			
PD0	143	I/O		Alternate: TIMER7_CH2, HPDF_CKIN6, UART3_RX,			
				CAN0_RX, EXMC_D2, TRIGSEL_IN3, TLI_B1 ⁽³⁾ ,			
				EVENTOUT Default DD4			
PD1	4.4.4	44 I/O		Default: PD1 Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX,			
PDI	144	1/0		EXMC_D3, TRIGSEL_IN6, EVENTOUT			
		I/O		Default: PD2			
				Alternate: TRACED2, EXMC_D7, TIMER2_ETI,			
PD2	145			TIMER14_BRKIN0, UART4_RX, TLI_B7 ⁽³⁾ , SDIO0_CMD,			
				DCI_D11, TLI_B2 ⁽³⁾ , EVENTOUT			
				Default: PD3			
PD3	146	I/O		Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK,			
. 20				USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7 ⁽³⁾ , EVENTOUT			
				Default: PD4			
PD4	147	I/O		Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,			
		., 0		OSPIM_P0_IO4, EXMC_NOE, EVENTOUT			
				Default: PD5			
PD5	148	I/O		Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,			
				EXMC_NWE, EVENTOUT			
			Default: PD6				
				Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,			
PD6	149	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0,			
				USART1_RX, SAI2_SD0, OSPIM_P0_IO6, SDIO1_CK,			
				EXMC_NWAIT, DCI_D10, TLI_B2 ⁽³⁾ , EVENTOUT			
				Default: PD7			
				Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,			
PD7	150	I/O		HPDF_CKIN1, USART1_CK, RSPDIF_CH0,			
				OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,			
				EVENTOUT			



GD32H737lx LQFP176							
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
VSS	151	Р	-	Default: VSS			
VDD	152	Р	-	Default: VDD			
				Default: PG9			
PG9	153	I/O		Alternate: EXMC_D30, CAN2_TX ⁽³⁾ , TIMER7_BRKIN1, TIMER30_ETI, SPI0_MISO, USART5_RX, RSPDIF_CH3, OSPIM_P0_IO6, SAI1_FS1, SDIO1_D0, EXMC_NE1, DCI_VSYNC, EVENTOUT			
PG10	154	I/O		Default: PG10 Alternate: EXMC_D31, CAN2_RX ⁽³⁾ , OSPIM_P1_IO6, SPI0_NSS, I2S0_WS, TLI_G3 ⁽³⁾ , SAI1_SD1, SDIO1_D1, EXMC_NE2, DCI_D2, TLI_B2 ⁽³⁾ , EVENTOUT			
PG11	155	I/O		Default: PG11 Alternate: EXMC_D29, SPI0_SCK, I2S0_CK, RSPDIF_CH0, OSPIM_P1_IO7, SDIO1_D2, ETH0_RMII_TX_EN, DCI_D3, TLI_B3 ⁽³⁾ , EVENTOUT			
PG12	156	I/O		Default: PG12 Alternate: OSPIM_P1_CSN, SPI5_MISO, USART5_RTS, USART5_DE, RSPDIF_CH1, TLI_B4 ⁽³⁾ , SDIO1_D3, ETH0_RMII_TXD1, EXMC_NE3, TIMER22_CH0, TLI_B1 ⁽³⁾ , EVENTOUT			
PG13	157	I/O		Default: PG13 Alternate: TRACED0, SPI5_SCK, I2S5_CK, USART5_CTS, TIMER44_CH0, SDIO1_D6, ETH0_RMII_TXD0, EXMC_A24, TIMER22_CH1, TLI_R0 ⁽³⁾ , EVENTOUT			
PG14	158	I/O		Default: PG14 Alternate: TRACED1, SPI5_MOSI, I2S5_SD, USART5_TX, TIMER44_MCH0, OSPIM_P0_IO7, SDIO1_D7, ETH0_RMII_TXD1, EXMC_A25, TIMER22_CH2, TLI_B0 ⁽³⁾ , EVENTOUT			
VSS	159	Р	-	Default: VSS			
VDD	160	Р	-	Default: VDD			
PG15	161	I/O		Default: PG15 Alternate: USART5_CTS, TIMER44_BRKIN0, EXMC_SDNCAS, DCI_D13, EVENTOUT			
PB3	162	I/O		Default: JTDO, PB3 Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK ⁽³⁾ , SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK, I2S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4, TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT			
PB4	163	I/O		Default: NJTRST, PB4 Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO, SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3, UART6_TX, TRIGSEL_OUT6, EVENTOUT			
PB5	164	I/O		Default: PB5 Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5 ⁽³⁾ ,			



	GD32H737lx LQFP176								
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description					
				I2C0_SMBA, SPI0_MOSI, I2S0_SDO, I2C3_SMBA, SPI2_MOSI, I2S2_SDO, SPI5_MOSI, I2S5_SDO, CAN1_RX, USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1, DCI_D10, UART4_RX, EVENTOUT					
PB6	165	I/O		Default: PB6 Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11, I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX, OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1, DCI_D5, UART4_TX, EVENTOUT					
PB7	166	I/O		Default: PB7 Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA, I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT Additional: PVD_IN					
BOOT	167	I/O		Default: BOOT					
PB8	168	I/O		Default: PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX, CAN0_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6 ⁽³⁾ , EVENTOUT					
PB9	169	I/O		Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA, SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7 ⁽³⁾ , EVENTOUT					
PE0	170	I/O		Default: PE0 Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0, EXMC_NBL0, DCI_D2, TLI_R0 ⁽³⁾ , EVENTOUT					
PE1	171	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6 ⁽³⁾ , EVENTOUT					
VCORE	172	Р	-	Default: VCORE					
VSS	173	Р	-	Default: VSS					
PDR_ON	174	Р	-	Default: PDR_ON ⁽⁶⁾					
VDDLDO	175	Р	-	Default: VDDLDO					
VDD	176	Р	-	Default: VDD					

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32H737IIxx / GD32H737IMxx devices only.
- (4) USBHSx_DM and USBHSx_DP (x=0..1) pins can only be used for USBHS.
- (5) PC2_C and PC3_C can only be used as analog pins.
- (6) PDR_ON pin should be pulled up to V_{DD}, refer to <u>Figure 4-3. Recommended PDR ON</u>



pin circuit⁽¹⁾.

2.6.2. GD32H737Zx LQFP144 pin definitions

Table 2-4. GD32H737Zx LQFP144 pin definitions

	GD32H737Zx LQFP144						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
PE2	1	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, SAI2_MCLK0, OSPIM_P0_IO2, SAI2_CLK0, EXMC_A23, EVENTOUT			
PE3	2	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, SAI2_SD1,EXMC_A19, DCI_PIXCLK, EVENTOUT			
PE4	3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, SAI2_FS0, SAI2_DAT1, EXMC_A20, DCI_D4, TLI_B0 ⁽³⁾ , EVENTOUT			
PE5	4	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, SAI2_SCK0, SAI2_CLK1, EXMC_A21, DCI_D6, TLI_G0 ⁽³⁾ , EVENTOUT			
PE6	5	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI2_SD0, SAI2_DAT0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1 ⁽³⁾ , EVENTOUT			
VBAT	6	Р	-	Default: VBAT			
PC13	7	I/O		Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT			
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: EVENTOUT Additional: OSC32IN			
PC15- OSC32OU T	9	I/O		Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT			
PF0	10	I/O		Default: PF0 Alternate: I2C1_SDA, USBHS0_ULPI_D4, OSPIM_P1_IO0, EXMC_A0, TIMER22_CH0, EVENTOUT			
PF1	11	I/O		Default: PF1 Alternate: I2C1_SCL, USBHS0_ULPI_D5, OSPIM_P1_IO1, EXMC_A1, TIMER22_CH1, EVENTOUT			
PF2	12	I/O		Default: PF2			



	ODSZI I/ S/ AA Datasi icc					
		1	l	GD32H737Zx LQFP144		
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Alternate: I2C1_SMBA, USBHS0_ULPI_D6, OSPIM_P1_IO2, EXMC_A2, TIMER22_CH2, EVENTOUT		
				Default: PF3		
PF3	13	I/O		Alternate: OSPIM_P1_IO3, EXMC_A3, TIMER22_CH3, EVENTOUT Additional: ADC2_IN5		
PF4	14	I/O		Default: PF4 Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX, HPDF_DATAIN2, USART2_RTS, USART2_DE, UART3_RTS, UART3_DE, OSPIM_P1_SCK, SDIO1_D0, EXMC_A4, TRIGSEL_OUT1, TLI_PIXCLK(3), EVENTOUT Additional: ADC2_IN9		
PF5	15	I/O		Default: PF5 Alternate: TIMER0_MCH2, TIMER7_MCH2, USART0_RX, HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_A5, TRIGSEL_OUT5, TLI_G7 ⁽³⁾ , EVENTOUT Additional: ADC2_IN4		
VSS	16	Р	-	Default: VSS		
VDD	17	Р	-	Default: VDD		
PF6	18	I/O		Default: PF6 Alternate: TIMER15_CH0, CAN2_RX ⁽³⁾ , SPI4_NSS, SAI0_SD1, UART6_RX, SAI2_SD1, OSPIM_P0_IO3, EXMC_D24, TIMER22_CH0, EVENTOUT Additional: ADC2_IN8		
PF7	19	I/O		Default: PF7 Alternate: TIMER16_CH0, CAN2_TX ⁽³⁾ , SPI4_SCK, SAI0_MCLK1, UART6_TX, SAI2_MCLK1, OSPIM_P0_IO2, EXMC_D25, TIMER22_CH1, EVENTOUT Additional: ADC2_IN3		
PF8	20	I/O		Default: PF8 Alternate: TIMER15_MCH0, SPI4_MISO, SAI0_SCK1, UART6_RTS, UART6_DE, SAI2_SCK1, OSPIM_P0_IO0, EXMC_D26, TIMER22_CH2, EVENTOUT Additional: ADC2_IN7		
PF9	21	I/O		Default: PF9 Alternate: TIMER16_MCH0, SPI4_MOSI, SAI0_FS1, UART6_CTS, SAI2_FS1, OSPIM_P0_IO1, EXMC_D27, TIMER22_CH3, EVENTOUT Additional: ADC2_IN2		
PF10	22	I/O		Default: PF10 Alternate: TIMER15_BRKIN0, SAI0_DAT2, OSPIM_P0_SCK, SAI2_DAT2, DCI_D11, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC2_IN6		
PH0- OSCIN	23	I/O		Default: PH0 Alternate: EVENTOUT		



				GD32H737Zx LQFP144
		Pin	I/O	_
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Additional: OSCIN
DUA				Default: PH1
PH1-	24	I/O		Alternate: EVENTOUT
OSCOUT				Additional: OSCOUT
NRST	25	-	-	Default: NRST
ļ				Default: PC0
ļ				Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4,
PC0	26	I/O		TIMER40_CH0, SAI1_FS1, EXMC_A25,
ļ				USBHS0_ULPI_STP, TLI_G2 ⁽³⁾ , EXMC_SDNWE, TRIGSEL_IN8, TLI_R5 ⁽³⁾ , EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
ļ				Alternate: TRACED0, SAI2 DAT0, SAI0 DAT0,
ļ				HPDF_DATAIN0, HPDF_CKIN4, SPI1_MOSI, I2S1_SD,
PC1	27	I/O		SAI0_SD0, TIMER40_MCH0, SAI2_SD0, SDIO1_CK,
ļ				OSPIM_P0_IO4, ETH0_MDC, MDC, TRIGSEL_IN9,
				TLI_G5 ⁽³⁾ , EVENTOUT
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5
PC2 C	28	I/O		Default: PC2_C ⁽⁵⁾
				_
PC3_C	29	I/O		
VDD	20	В		-
			-	
			_	
			_	
VDDA	33		_	
				TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,
PA0	34	I/O		OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,
				SAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT
				Additional: ADC0_IN16, WKUP0
				Default: PA1
				_ , _ , _ , _ , ,
PA1	35	I/O		
				Default: PA2
				Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0,
PA2	36	I/O		OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO,
				MDIO, TRIGSEL_IN7, TLI_R1 ⁽³⁾ , EVENTOUT
				Additional: ADC01_IN14, WKUP1
PA3	37	I/O		Default: PA3
VDD VSSA VREFP VDDA PA0 PA1	29 30 31 32 33 34 35	I/O P P P I/O I/O		Default: PC2_C ⁽⁵⁾ Additional: ADC2_IN0 Default: PC3_C ⁽⁵⁾ Additional: ADC2_IN1 Default: VDD Default: VSSA Default: VREFP Default: VDDA Default: PA0 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CISAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT Additional: ADC0_IN16, WKUP0 Default: PA1 Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCHUSART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1, TLI_R2 ⁽³⁾ , EVENTOUT Additional: ADC0_IN17 Default: PA2 Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0 OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIMIO, TRIGSEL_IN7, TLI_R1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN14, WKUP1



GD32H737Zx LQFP144							
		Pin	I/O				
Pin Name	Pins		Level ⁽²⁾	Functions description			
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1,			
				I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2 ⁽³⁾ ,			
				USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4,			
				TLI_B5 ⁽³⁾ , EVENTOUT			
				Additional: ADC01_IN15			
VSS	38	Р	-	Default: VSS			
VDD	39	Р	-	Default: VDD			
				Default: PA4			
				Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS,			
PA4	40	I/O		I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8,			
				DCI_HSYNC, TLI_VSYNC ⁽³⁾ , EVENTOUT			
				Additional: ADC01_IN18, DAC0_OUT0			
				Default: PA5			
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0,			
PA5	41	I/O		SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK,			
1710	71	1/0		USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4 ⁽³⁾ ,			
				EVENTOUT			
				Additional: ADC01_IN19, DAC0_OUT1			
				Default: PA6			
				Alternate: TIMER0_BRKIN0, TIMER2_CH0,			
PA6	42	I/O		TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3,			
		1/0		SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK,			
				TLI_G2 ⁽³⁾ , EVENTOUT			
				Additional: ADC01_IN3			
		43 I/O		Default: PA7			
				Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0,			
PA7	43			SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD,			
				OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE,			
				TRIGSEL_IN5, TLI_VSYNC ⁽³⁾ , EVENTOUT			
				Additional: ADC01_IN7			
				Default: PC4			
DO 4	4.4	1/0		Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2,			
PC4	44	I/O		I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN,			
				ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7 ⁽³⁾ , EVENTOUT Additional: ADC01_IN4, CMP0_IM7			
				Default: PC5			
PC5							
	45	I/O					
PB0	46	I/O					
				Alternate: PMU_SLEEP, SAI2_DAT2, SAI0_DAT2, HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3, ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC01_IN8 Default: PB0 Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1, OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3 ⁽³⁾ , USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1 ⁽³⁾ ,			



GD32H737Zx LQFP144							
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
				EVENTOUT			
				Additional: ADC01_IN9, CMP0_IP0			
				Default: PB1			
				Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2,			
PB1	47	I/O		OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6 ⁽³⁾ ,			
101	77	1/0		USBHS0_ULPI_D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0 ⁽³⁾ ,			
				EVENTOUT			
				Additional: ADC01_IN5, CMP0_IM6			
				Default: PB2			
				Alternate: RTC_OUT, SAI2_DAT0, SAI0_DAT0, EXMC_D10,			
PB2	48	I/O		HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD,			
				SAI2_SD0, OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI, EVENTOUT			
				Additional: CMP0_IP1			
				Default: PF11			
				Alternate: SPI4_MOSI, SAI1_SD1, EXMC_SDNRAS,			
PF11	49	I/O		DCI_D12, TIMER23_CH0, EVENTOUT			
				Additional: ADC0_IN2			
				Default: PF12			
PF12	50	I/O		Alternate: EXMC_A6, TIMER23_CH1, EVENTOUT			
				Additional: ADC0_IN6			
VSS	51	Р	-	Default: VSS			
VDD	52	Р	-	Default: VDD			
				Default: PF13			
DE 4.0	=0			Alternate: HPDF_DATAIN6, I2C3_SMBA, EXMC_A7,			
PF13	53	3 I/O		TIMER23_CH2, EVENTOUT			
				Additional: ADC1_IN2			
				Default: PF14			
PF14	54	I/O		Alternate: HPDF_CKIN6, I2C3_SCL, SPI4_IO2, EXMC_A8,			
1114	34	1/0		TIMER23_CH3, EVENTOUT			
				Additional: ADC1_IN6			
PF15	55	I/O		Default: PF15			
				Alternate: I2C3_SDA, SPI4_IO3, EXMC_A9, EVENTOUT			
				Default: PG0			
PG0	56	I/O		Alternate: TIMER31_CH0, OSPIM_P1_IO4, EXMC_A10,			
				EVENTOUT			
DO4		1/0		Default: PG1			
PG1	57	I/O		Alternate: TIMER31_CH1, OSPIM_P1_IO5, EXMC_A11, EVENTOUT			
				Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX,			
PE7	58	I/O		OSPIM_P0_IO4, EXMC_D4, EVENTOUT			
				Additional: CMP1_IM7			
PE8	59	I/O		Default: PE8			
0	00	", "	Ì				



	GD32H737Zx LQFP144							
		Pin	1/0	0D32117372X EQ11 144				
Pin Name	Pins	Type ⁽¹⁾		Functions description				
				Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX,				
				OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT				
				Default: PE9				
				Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2,				
PE9	60	I/O		UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6,				
				EVENTOUT				
				Additional: CMP1_IP0				
VSS	61	Р	-	Default: VSS				
VDD	62	Р	-	Default: VDD				
				Default: PE10				
DE40	60	1/0		Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3,				
PE10	63	I/O		UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT				
				Additional: CMP1_IM6				
				Default: PE11				
				Alternate: TIMER0_CH1, HPDF_CKIN4, SPI3_NSS,				
PE11	64	I/O		SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3 ⁽³⁾ ,				
				EVENTOUT				
				Additional: CMP1_IP1				
				Default: PE12				
PE12	65	I/O		Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK,				
				SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4(3), EVENTOUT				
		I/O		Default: PE13				
PE13	66			Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO,				
				SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE(3), EVENTOUT				
				Default: PE14				
PE14	67	I/O		Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1,				
				EXMC_D11, TLI_PIXCLK ⁽³⁾ , EVENTOUT				
				Default: PE15				
PE15	68	I/O		Alternate: TIMER0_BRKIN0, TLI_HSYNC(3), EXMC_D12,				
				CMP_MUX_OUT4, TLI_R7 ⁽³⁾ , EVENTOUT				
				Default: PB10				
				Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,				
PB10	69	I/O		HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN,				
				USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4 ⁽³⁾ ,				
				EVENTOUT				
PB11 70				Default: PB11				
	70	I/O		Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7,				
		1,0		USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN,				
		-		TLI_G5 ⁽³⁾ , EVENTOUT				
VCORE	71	Р	-	Default: VCORE				
VDD	72	Р	-	Default: VDD				
				Default: PB12				
PB12	73	I/O	5VT	Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS,				
				I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX,				



GD32H737Zx LQFP144						
		Pin	1/0	0002111012X EQ11 144		
Pin Name	Pins	Type ⁽¹⁾		Functions description		
				USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0,		
				CMP_MUX_OUT2, UART4_RX, EVENTOUT		
				Default: PB13		
				Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2,		
PB13	74	I/O	5VT	SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS,		
				CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1,		
				SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT		
				Default: PB14		
PB14	75	I/O		Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX, SPI1_MISO, HPDF_DATAIN2, USART2_RTS, USART2_DE,		
PD14	75	1/0		UART3_RTS, UART3_DE, SDIO1_D0, EXMC_D10,		
				TRIGSEL_OUT1, TLI_PIXCLK(3), EVENTOUT		
				Default: PB15		
				Alternate: RTC_REFIN, TIMER0_MCH2, TIMER7_MCH2,		
PB15	76	I/O		USARTO_RX, SPI1_MOSI, I2S1_SD, HPDF_CKIN2,		
				UART3_CTS, SDIO1_D1, EXMC_D11, TRIGSEL_OUT5,		
				TLI_G7 ⁽³⁾ , EVENTOUT		
				Default: PD8		
PD8	77	I/O		Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0,		
				RSPDIF_CH1, EXMC_D13, EVENTOUT		
				Default: PD9		
PD9	78	I/O		Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1,		
				EXMC_D14, EVENTOUT		
DD40	70	1/0		Default: PD10		
PDIO	79	79 1/0				
		30 I/O				
PD11	80			USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0,		
				EXMC_A16, EXMC_CLE, EVENTOUT		
				Default: PD12		
				Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL,		
PD12	81	I/O		CAN2_RX ⁽³⁾ , EDOUT_A, USART2_RTS, USART2_DE,		
				OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE,		
				DCI_D12, EVENTOUT		
PD13	82	I/O				
VSS	83	D	_			
V DD	04	r	-			
PD14	85	1/0				
1017	00	,,,				
PD15	86	I/O		Default: PD15		
PD13 VSS VDD PD14	82 83 84 85	I/O I/O P P I/O	-	Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3(3), EVENTOUT Default: PD11 Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0, EXMC_A16, EXMC_CLE, EVENTOUT Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL, CAN2_RX(3), EDOUT_A, USART2_RTS, USART2_DE, OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE, DCI_D12, EVENTOUT Default: PD13 Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA, CAN2_TX(3), EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0, EXMC_A18, DCI_D13, EVENTOUT Default: VSS Default: VDD Default: PD14 Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2, EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT		



	GD32H737Zx LQFP144						
		D:	I	3D32H131ZX LQFF 144			
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
				Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3,			
				UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT			
				Default: PG2			
PG2	87	I/O		Alternate: TIMER0_BRKIN1, TIMER7_BRKIN0,			
1 02	01	1,70		TIMER31_CH2, SPI1_MISO, CMP_MUX_OUT5,			
				EXMC_A12, TIMER23_ETI, EVENTOUT			
				Default: PG3			
PG3	88	I/O		Alternate: TIMER7_BRKIN2, TIMER31_CH3, SPI1_MOSI,			
				I2S1_SD, CMP_MUX_OUT6, EXMC_A13, TIMER22_ETI,			
				EVENTOUT			
DO 4	00	1/0		Default: PG4			
PG4	89	I/O		Alternate: TIMER0_BRKIN2, TIMER7_BRKIN1,			
				TIMER31_ETI, CMP_MUX_OUT7, EXMC_A14, EVENTOUT Default: PG5			
PG5	90	I/O		Alternate: TIMER0_ETI, TIMER30_CH0, EXMC_A15,			
PGS	90	1/0		EVENTOUT			
				Default: PG6			
		I/O		Alternate: TIMER16_BRKIN0, TIMER30_CH1,			
PG6	91			OSPIM_P0_CSN, EXMC_NE2, DCI_D12, TLI_R7 ⁽³⁾ ,			
				EVENTOUT			
				Default: PG7			
507	92	I/O		Alternate: EXMC_D28, TIMER30_CH2, SAI0_MCLK0,			
PG7				USART5_CK, EXMC_INT, DCI_D13, TLI_PIXCLK ⁽³⁾ ,			
				EVENTOUT			
				Default: PG8			
PG8	93	93 I/O		Alternate: TIMER7_ETI, TIMER30_CH3, SPI5_NSS,			
1 00	00			I2S5_WS, USART5_RTS, USART5_DE, RSPDIF_CH2,			
				ETH0_PPS_OUT, EXMC_SDCLK, TLI_G7 ⁽³⁾ , EVENTOUT			
VSS	94	Р	-	Default: VSS			
VDD33US B	95	Р	-	Default: VDD33USB			
				Default: PC6			
				Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0,			
PC6	96	I/O		HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR,			
				EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0,			
				TLI_HSYNC ⁽³⁾ , EVENTOUT			
				Default: PC7			
PC7				Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1,			
	97	I/O		HPDF_DATAIN3, I2S2_MCK, USART5_RX,			
				SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7,			
				DCI_D1, TLI_G6 ⁽³⁾ , EVENTOUT			
				Default: PC8 Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2,			
PC8	98	I/O		USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1,			
				EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT			
			l				



	GD32H737Zx LQFP144						
Pin Name	Pins	Pin	I/O	Functions description			
riii Naille	FIIIS	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
PC9	99	I/O		Default: PC9 Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS, OSPIM_P0_IO0, TLI_G3 ⁽³⁾ , SDIO0_D1, DCI_D3, TLI_B2 ⁽³⁾ , EVENTOUT			
PA8	100	I/O		Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2, I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX, CMP_MUX_OUT1, TLI_B3 ⁽³⁾ , TLI_R6 ⁽³⁾ , EVENTOUT			
PA9	101	I/O	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5 ⁽³⁾ , EVENTOUT Additional: USBHS0_VBUS			
PA10	102	I/O	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12, USBHS0_ID, MDIO, TLI_B4 ⁽³⁾ , DCI_D1, TLI_B1 ⁽³⁾ , EVENTOUT			
USBHS0_ DM	103	I/O		Default: USBHS0_DM ⁽⁴⁾			
USBHS0_ DP	104	I/O		Default: USBHS0_DP ⁽⁴⁾			
PA13	105	I/O		Default: JTMS, SWDIO, PA13 Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS, I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX, MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4 ⁽³⁾ , EVENTOUT			
VCORE	106	Р	-	Default: VCORE			
VSS	107	Р	-	Default: VSS			
VDD	108	Р	-	Default: VDD			
PA14	109	I/O		Default: JTCK, SWCLK, PA14 Alternate: TLI_G7 ⁽³⁾ , SPI1_SCK, I2S1_CK, UART3_TX, USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX, MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5 ⁽³⁾ , EVENTOUT			
PA15	110	I/O		Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS, UART3_RTS, UART3_DE, TLI_R3 ⁽³⁾ , UART6_TX, MDIO_A0, TRIGSEL_OUT0, TLI_B6 ⁽³⁾ , EVENTOUT			
PC10	111	I/O		Default: PC10 Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1, TLI_B1 ⁽³⁾ , MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2 ⁽³⁾ ,			



	GD32H737Zx LQFP144							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
		7.		EVENTOUT				
				Default: PC11				
				Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO,				
PC11	112	I/O		USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2,				
				MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4 ⁽³⁾ , EVENTOUT				
				Default: PC12				
PC12	113	I/O		Alternate: TRACED3, EXMC_D6, TIMER14_CH0,				
		., 0		SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK,				
				UART4_TX, SDIO0_CK, DCI_D9, TLI_R6 ⁽³⁾ , EVENTOUT				
				Default: PD0 Alternate: TIMER7 CH2, HPDF CKIN6, UART3 RX,				
PD0	114	I/O		CANO RX, EXMC D2, TRIGSEL IN3, TLI B1(3),				
				EVENTOUT				
				Default: PD1				
PD1	115	I/O		Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX,				
				EXMC_D3, TRIGSEL_IN6, EVENTOUT				
				Default: PD2				
PD2	116	I/O		Alternate: TRACED2, EXMC_D7, TIMER2_ETI,				
				TIMER14_BRKIN0, UART4_RX, TLI_B7 ⁽³⁾ , SDIO0_CMD,				
				DCI_D11, TLI_B2 ⁽³⁾ , EVENTOUT				
PD3	117	I/O		Default: PD3 Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK,				
FD3	117	1/0		USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7 ⁽³⁾ , EVENTOUT				
				Default: PD4				
PD4	118	I/O		Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,				
				OSPIM_P0_IO4, EXMC_NOE, EVENTOUT				
				Default: PD5				
PD5	119	I/O		Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,				
		_		EXMC_NWE, EVENTOUT				
VSS	120	P _	-	Default: VSS				
VDD	121	Р	-	Default: VDD				
				Default: PD6 Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,				
PD6	122	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0,				
1 00	122	1/0		USART1_RX, SAI2_SD0, OSPIM_P0_IO6, SDIO1_CK,				
				EXMC_NWAIT, DCI_D10, TLI_B2 ⁽³⁾ , EVENTOUT				
				Default: PD7				
				Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,				
PD7	123	I/O		HPDF_CKIN1, USART1_CK, RSPDIF_CH0,				
				OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,				
				EVENTOUT Default DOS				
DO0	404	1/0		Default: PG9 Alternate: EVMC D20 CAN2 TV(3) TIMEDZ REKING				
PG9	124	I/O		Alternate: EXMC_D30, CAN2_TX ⁽³⁾ , TIMER7_BRKIN1, TIMER30_ETI, SPI0_MISO, USART5_RX, RSPDIF_CH3,				
				TIIVIENOU_ETI, OFIU_IVIIOU, UOAKTO_KX, KOPUIF_CH3,				



	GD32H737Zx LQFP144							
		Din		SUSZEN/SYZX EQFF 144				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				OSPIM_P0_IO6, SAI1_FS1, SDIO1_D0, EXMC_NE1,				
				DCI_VSYNC, EVENTOUT				
				Default: PG10				
PG10	125	I/O		Alternate: EXMC_D31, CAN2_RX ⁽³⁾ , OSPIM_P1_IO6,				
1 010	120	1/0		SPI0_NSS, I2S0_WS, TLI_G3 ⁽³⁾ , SAI1_SD1, SDIO1_D1,				
				EXMC_NE2, DCI_D2, TLI_B2 ⁽³⁾ , EVENTOUT				
ı				Default: PG11				
PG11	126	I/O		Alternate: EXMC_D29, SPI0_SCK, I2S0_CK, RSPDIF_CH0,				
	0	., 0		OSPIM_P1_IO7, SDIO1_D2, ETH0_RMII_TX_EN, DCI_D3,				
				TLI_B3 ⁽³⁾ , EVENTOUT				
				Default: PG12				
i				Alternate: OSPIM_P1_CSN, SPI5_MISO, USART5_RTS,				
PG12	127	I/O		USART5_DE, RSPDIF_CH1, TLI_B4 ⁽³⁾ , SDIO1_D3,				
				ETH0_RMII_TXD1, EXMC_NE3, TIMER22_CH0, TLI_B1 ⁽³⁾ ,				
				EVENTOUT				
				Default: PG13				
PG13	128	I/O		Alternate: TRACEDO, SPI5_SCK, I2S5_CK, USART5_CTS,				
				TIMER44_CH0, SDIO1_D6, ETH0_RMII_TXD0, EXMC_A24,				
				TIMER22_CH1, TLI_R0 ⁽³⁾ , EVENTOUT				
				Default: PG14				
DC4.4	400	129 1/0		Alternate: TRACED1, SPI5_MOSI, I2S5_SD, USART5_TX,				
PG14	129			TIMER44_MCH0, OSPIM_P0_IO7, SDIO1_D7,				
				ETH0_RMII_TXD1, EXMC_A25, TIMER22_CH2, TLI_B0 ⁽³⁾ , EVENTOUT				
VCC	120	Р		Default: VSS				
VSS	130		-					
VDD	131	Р	-	Default: VDD				
D045	400	1/0		Default: PG15				
PG15	132	I/O		Alternate: USART5_CTS, TIMER44_BRKIN0,				
				EXMC_SDNCAS, DCI_D13, EVENTOUT				
				Default: JTDO, PB3				
DDO	400	1/0		Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK ⁽³⁾ , SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK,				
PB3	133	I/O		12S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4,				
				TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT				
				Default: NJTRST, PB4				
				Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO,				
PB4	134	I/O		SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3,				
				UART6_TX, TRIGSEL_OUT6, EVENTOUT				
				Default: PB5				
				Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5 ⁽³⁾ ,				
				I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,				
PB5	135	I/O		SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,				
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,				
				DCI_D10, UART4_RX, EVENTOUT				
PB6	136	I/O		Default: PB6				
י טט	100	"/-		20,44,1,1,20				



	GD32H737Zx LQFP144							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11, I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX, OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1, DCI_D5, UART4_TX, EVENTOUT				
PB7	137	I/O		Default: PB7 Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA, I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL, EXMC_NADV, DCI_VSYNC, EVENTOUT Additional: PVD_IN				
BOOT	138	I/O		Default: BOOT				
PB8	139	I/O		Default: PB8 Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7, I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX, CAN0_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6 ⁽³⁾ , EVENTOUT				
PB9	140	I/O		Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA, SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7 ⁽³⁾ , EVENTOUT				
PE0	141	I/O		Default: PE0 Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0, EXMC_NBL0, DCI_D2, TLI_R0 ⁽³⁾ , EVENTOUT				
PE1	142	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6 ⁽³⁾ , EVENTOUT				
PDR_ON	143	Р	-	Default: PDR_ON ⁽⁶⁾				
VDD	144	Р	-	Default: VDD				

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32H737Zlxx / GD32H737ZMxx devices only.
- (4) USBHS0_DM and USBHS0_DP pins can only be used for USBHS.
- (5) PC2_C and PC3_C can only be used as analog pins.
- (6) PDR_ON pin should be pulled up to V_{DD}, refer to <u>Figure 4-3. Recommended PDR_ON</u> <u>pin circuit⁽¹⁾</u>.



2.6.3. GD32H737Vx LQFP100 pin definitions

Table 2-5. GD32H737Vx LQFP100 pin definitions

				GD32H737Vx LQFP100
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PE2	1	I/O		Default: PE2 Alternate: TRACECK, SAI0_CLK0, SPI3_SCK, SAI0_MCLK0, OSPIM_P0_IO2, EXMC_A23, EVENTOUT
PE3	2	I/O		Default: PE3 Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT
PE4	3	I/O		Default: PE4 Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1, HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0, EXMC_A20, DCI_D4, TLI_B0 ⁽³⁾ , EVENTOUT
PE5	4	I/O		Default: PE5 Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3, TIMER14_CH0, SPI3_MISO, SAI0_SCK0, EXMC_A21, DCI_D6, TLI_G0 ⁽³⁾ , EVENTOUT
PE6	5	I/O		Default: PE6 Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0, TIMER14_CH1, SPI3_MOSI, SAI0_SD0, SAI1_MCLK1, CMP_MUX_OUT3, EXMC_A22, DCI_D7, TLI_G1 ⁽³⁾ , EVENTOUT
VBAT	6	Р	-	Default: VBAT
PC13	7	I/O		Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT
PC14- OSC32IN	8	I/O		Default: PC14 Alternate: EVENTOUT Additional: OSC32IN
PC15- OSC32OU T	9	I/O		Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT
VSS	10	Р	-	Default: VSS
VDD	11	Р	-	Default: VDD
PH0- OSCIN	12	I/O		Default: PH0 Alternate: EVENTOUT Additional: OSCIN
PH1- OSCOUT	13	I/O		Default: PH1 Alternate: EVENTOUT Additional: OSCOUT
NRST	14	-	-	Default: NRST
PC0	15	I/O		Default: PC0 Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4, TIMER40_CH0, SAI1_FS1, EXMC_A25,



	GD32H737Vx LQFP100							
		Din	1	3D3211737 VX EQT F 100				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				USBHS0_ULPI_STP, TLI_G2 ⁽³⁾ , EXMC_SDNWE,				
				TRIGSEL_IN8, TLI_R5 ⁽³⁾ , EVENTOUT				
				Additional: ADC012_IN10				
				Default: PC1				
				Alternate: TRACED0, SAI0_DAT0, HPDF_DATAIN0,				
PC1	16	I/O		HPDF_CKIN4, SPI1_MOSI, I2S1_SD, SAI0_SD0,				
101	10	1/0		TIMER40_MCH0, SDIO1_CK, OSPIM_P0_IO4, ETH0_MDC,				
				MDC, TRIGSEL_IN9, TLI_G5 ⁽³⁾ , EVENTOUT				
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5				
PC2_C	17	I/O		Default: PC2_C ⁽⁵⁾				
				Additional: ADC2_IN0				
PC3_C	18	I/O		Default: PC3_C ⁽⁵⁾				
				Additional: ADC2_IN1				
VSSA	19	Р	-	Default: VSSA				
VREFP	20	Р	-	Default: VREFP				
VDDA	21	Р	-	Default: VDDA				
				Default: PA0				
		I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,				
PA0	22			TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,				
1710				OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,				
				SAI1_SD1, EXMC_A19, TRIGSEL_IN0 , EVENTOUT				
				Additional: ADC0_IN16, WKUP0				
				Default: PA1				
				Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0,				
PA1	23	I/O		USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3,				
				SAI1_MCLK1, ETH0_RMII_REF_CLK, TRIGSEL_IN1,				
				TLI_R2 ⁽³⁾ , EVENTOUT				
				Additional: ADC0_IN17				
				Default: PA2				
DAG	24	1/0		Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0,				
PA2	24	I/O		OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO, MDIO, TRIGSEL_IN7, TLI_R1 ⁽³⁾ , EVENTOUT				
				Additional: ADC01_IN14, WKUP1				
				Default: PA3				
				Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1,				
PA3				12S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2 ⁽³⁾ ,				
	25	I/O		USBHS0_ULPI_D0, OSPIM_P0_SCK, TRIGSEL_IN4,				
				TLI_B5 ⁽³⁾ , EVENTOUT				
				Additional: ADC01_IN15				
VSS	26	Р	-	Default: VSS				
VDD	27	P	_	Default: VDD				
PA4	28	I/O		Default: PA4				
F#4	۷0	1/0	Ì	Delault 1 74				



	GD32H737Vx LQFP100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾		Functions description			
				Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8, DCI_HSYNC, TLI_VSYNC ⁽³⁾ , EVENTOUT Additional: ADC01_IN18, DAC0_OUT0			
PA5	29	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0, SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK, USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4 ⁽³⁾ , EVENTOUT Additional: ADC01_IN19, DAC0_OUT1			
PA6	30	I/O		Default: PA6 Alternate: TIMER0_BRKIN0, TIMER2_CH0, TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3, SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK, TLI_G2 ⁽³⁾ , EVENTOUT Additional: ADC01_IN3			
PA7	31	I/O		Default: PA7 Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0, SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD, OSPIM_P0_IO2, ETH0_RMII_CRS_DV, EXMC_SDNWE, TRIGSEL_IN5, TLI_VSYNC(3), EVENTOUT Additional: ADC01_IN7			
PC4	32	I/O		Default: PC4 Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2, I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN, ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7 ⁽³⁾ , EVENTOUT Additional: ADC01_IN4, CMP0_IM7			
PC5	33	I/O		Default: PC5 Alternate: PMU_SLEEP, SAI0_DAT2, HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3, ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC01_IN8			
PB0	34	I/O		Default: PB0 Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1, OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3 ⁽³⁾ , USBHS0_ULPI_D1, MDIO_A1, TRIGSEL_OUT3, TLI_G1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN9, CMP0_IP0			
PB1	35	I/O		Default: PB1 Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2, OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6 ⁽³⁾ , USBHS0_ULPI_D2, MDIO_A2, TRIGSEL_OUT4, TLI_G0 ⁽³⁾ , EVENTOUT Additional: ADC01_IN5, CMP0_IM6			
PB2	36	I/O		Default: PB2			



	GD32H737Vx LQFP100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾		Functions description			
				Alternate: RTC_OUT, SAI0_DAT0, EXMC_D10, HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD, OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI, EVENTOUT Additional: CMP0_IP1			
PE7	37	I/O		Default: PE7 Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX, OSPIM_P0_IO4, EXMC_D4, EVENTOUT Additional: CMP1_IM7			
PE8	38	I/O		Default: PE8 Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX, OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT			
PE9	39	I/O		Default: PE9 Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2, UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6, EVENTOUT Additional: CMP1_IP0			
PE10	40	I/O		Default: PE10 Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3, UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT Additional: CMP1_IM6			
PE11	41	I/O		Default: PE11 Alternate: TIMER0_CH1, HPDF_CKIN4, SPI3_NSS, SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3 ⁽³⁾ , EVENTOUT Additional: CMP1_IP1			
PE12	42	I/O		Default: PE12 Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK, SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4 ⁽³⁾ , EVENTOUT			
PE13	43	I/O		Default: PE13 Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO, SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE ⁽³⁾ , EVENTOUT			
PE14	44	I/O		Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1, EXMC_D11, TLI_PIXCLK ⁽³⁾ , EVENTOUT			
PE15	45	I/O		Default: PE15 Alternate: TIMER0_BRKIN0, TLI_HSYNC ⁽³⁾ , EXMC_D12, CMP_MUX_OUT4, TLI_R7 ⁽³⁾ , EVENTOUT			
PB10	46	I/O		Default: PB10 Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN, USBHS0_ULPI_D3, TRIGSEL_OUT2, TLI_G4 ⁽³⁾ , EVENTOUT			
PB11	47	I/O		Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7,			



	GD32H737Vx LQFP100							
Pin Name	Pins	Pin	I/O	Constinue description				
Fill Name	1 1113	Type ⁽¹⁾	Level(2)	Functions description				
				USART2_RX, USBHS0_ULPI_D4, ETH0_RMII_TX_EN,				
				TLI_G5 ⁽³⁾ , EVENTOUT				
VCORE	48	Р	-	Default: VCORE				
VSS	49	Р	-	Default: VSS				
VDD	50	Р	ı	Default: VDD				
PB12	51	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS, I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX,				
				USBHS0_ULPI_D5, ETH0_RMII_TXD0, OSPIM_P0_IO0, CMP_MUX_OUT2, UART4_RX, EVENTOUT				
PB13	52	I/O	5VT	Default: PB13 Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2, SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS, CAN1_TX, USBHS0_ULPI_D6, ETH0_RMII_TXD1, SDIO0_D0, DCI_D2, UART4_TX, EVENTOUT				
PB14	53	I/O		Default: PB14 Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX, SPI1_MISO, HPDF_DATAIN2, USART2_RTS, USART2_DE, UART3_RTS, UART3_DE, SDIO1_D0, EXMC_D10, TRIGSEL_OUT1, TLI_PIXCLK ⁽³⁾ , EVENTOUT				
PB15	54	I/O		Default: PB15 Alternate: RTC_REFIN, TIMER0_MCH2, TIMER7_MCH2, USART0_RX, SPI1_MOSI, I2S1_SD, HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_D11, TRIGSEL_OUT5, TLI_G7 ⁽³⁾ , EVENTOUT				
PD8	55	I/O		Default: PD8 Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0, RSPDIF_CH1, EXMC_D13, EVENTOUT				
PD9	56	I/O		Default: PD9 Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1, EXMC_D14, EVENTOUT				
PD10	57	I/O		Default: PD10 Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3 ⁽³⁾ , EVENTOUT				
PD11	58	I/O		Default: PD11 Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA, USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0, EXMC_A16, EXMC_CLE, EVENTOUT				
PD12	59	I/O		Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL, CAN2_RX ⁽³⁾ , EDOUT_A, USART2_RTS, USART2_DE, OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE, DCI_D12, EVENTOUT				
PD13	60	I/O		Default: PD13 Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA,				



	GD32H737Vx LQFP100						
Pin Name	Pins	Pin	I/O	Functions description			
		Type ⁽¹⁾	Level ⁽²⁾				
				CAN2_TX ⁽³⁾ , EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0,			
				EXMC_A18, DCI_D13, EVENTOUT			
				Default: PD14			
PD14	61	I/O		Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2,			
				EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT			
				Default: PD15			
PD15	62	I/O		Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3,			
				UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT			
				Default: PC6 Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0,			
PC6	63	I/O		HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR,			
FCO	03	1/0		EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0,			
				TLI_HSYNC ⁽³⁾ , EVENTOUT			
				Default: PC7			
				Alternate: TIMER0 CH3, TIMER2 CH1, TIMER7 CH1,			
PC7	64	I/O		HPDF_DATAIN3, I2S2_MCK, USART5_RX,			
				SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7,			
				DCI_D1, TLI_G6 ⁽³⁾ , EVENTOUT			
				Default: PC8			
DC0	C.F.	1/0		Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2,			
PC8	65	I/O		USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1,			
				EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT			
				Default: PC9			
				Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3,			
PC9	66	I/O		TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS,			
				OSPIM_P0_IO0, TLI_G3 ⁽³⁾ , SDIO0_D1, DCI_D3, TLI_B2 ⁽³⁾ ,			
				EVENTOUT			
				Default: PA8			
PA8	67	I/O		Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2,			
				I2C2_SCL, USARTO_CK, USBHS0_SOF, UART6_RX,			
				CMP_MUX_OUT1, TLI_B3 ⁽³⁾ , TLI_R6 ⁽³⁾ , EVENTOUT			
				Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,			
PA9	68	I/O	5VT	USARTO_TX, TRIGSEL_IN13, DCI_D0, TLI_R5 ⁽³⁾ ,			
1 //3	00	1/0	3 7 1	EVENTOUT			
				Additional: USBHS0_VBUS			
				Default: PA10			
				Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12,			
PA10	69	I/O	5VT	USBHS0_ID, MDIO, TLI_B4 ⁽³⁾ , DCI_D1, TLI_B1 ⁽³⁾ ,			
				EVENTOUT			
USBHS0_							
DM	70	I/O		Default: USBHS0_DM ⁽⁴⁾			
USBHS0_	_			7 () () () ()			
DP	71	I/O		Default: USBHS0_DP ⁽⁴⁾			



	GD32H737Vx LQFP100						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description			
PA13	72	I/O		Default: JTMS, SWDIO, PA13 Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS, I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX, MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4 ⁽³⁾ , EVENTOUT			
VCORE	73	Р	-	Default: VCORE			
VSS	74	Р	-	Default: VSS			
VDD	75	Р	-	Default: VDD			
PA14	76	I/O		Default: JTCK, SWCLK, PA14 Alternate: TLI_G7 ⁽³⁾ , SPI1_SCK, I2S1_CK, UART3_TX, USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX, MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5 ⁽³⁾ , EVENTOUT			
PA15	77	I/O		Default: JTDI, PA15 Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS, UART3_RTS, UART3_DE, TLI_R3 ⁽³⁾ , UART6_TX, MDIO_A0, TRIGSEL_OUT0, TLI_B6 ⁽³⁾ , EVENTOUT			
PC10	78	I/O		Default: PC10 Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1, TLI_B1 ⁽³⁾ , MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2 ⁽³⁾ , EVENTOUT			
PC11	79	I/O		Default: PC11 Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO, USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2, MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4(3), EVENTOUT			
PC12	80	I/O		Default: PC12 Alternate: TRACED3, EXMC_D6, TIMER14_CH0, SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK, UART4_TX, SDIO0_CK, DCI_D9, TLI_R6 ⁽³⁾ , EVENTOUT			
PD0	81	I/O		Default: PD0 Alternate: TIMER7_CH2, HPDF_CKIN6, UART3_RX, CAN0_RX, EXMC_D2, TRIGSEL_IN3, TLI_B1 ⁽³⁾ , EVENTOUT			
PD1	82	I/O		Default: PD1 Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX, EXMC_D3, TRIGSEL_IN6, EVENTOUT			
PD2	83	I/O		Default: PD2 Alternate: TRACED2, EXMC_D7, TIMER2_ETI, TIMER14_BRKIN0, UART4_RX, TLI_B7 ⁽³⁾ , SDIO0_CMD, DCI_D11, TLI_B2 ⁽³⁾ , EVENTOUT			
PD3	84	I/O		Default: PD3 Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK, USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7 ⁽³⁾ , EVENTOUT			



	GD32H737Vx LQFP100						
		Pin	l	SD3211/3/VX EQIT 100			
Pin Name	Pins		I/O Level ⁽²⁾	Functions description			
				Default: PD4			
PD4	85	I/O		Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,			
				OSPIM_P0_IO4, EXMC_NOE, EVENTOUT			
PD5	86	I/O		Default: PD5 Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,			
PDS	00	1/0		EXMC_NWE, EVENTOUT			
				Default: PD6			
				Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,			
PD6	87	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0,			
				USART1_RX, OSPIM_P0_IO6, SDIO1_CK, EXMC_NWAIT,			
				DCI_D10, TLI_B2 ⁽³⁾ , EVENTOUT			
				Default: PD7			
				Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,			
PD7	88	I/O		HPDF_CKIN1, USART1_CK, RSPDIF_CH0,			
				OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,			
				EVENTOUT			
				Default: JTDO, PB3			
DDs.	00			Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK ⁽³⁾ ,			
PB3	89	I/O		SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK,			
				I2S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4, TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT			
				Default: NJTRST, PB4			
		I/O		Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO,			
PB4	90			SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3,			
				UART6_TX, TRIGSEL_OUT6, EVENTOUT			
				Default: PB5			
				Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5 ⁽³⁾ ,			
		I/O		I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,			
PB5	91			SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,			
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,			
				DCI_D10, UART4_RX, EVENTOUT			
				Default: PB6			
				Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11,			
PB6	92	I/O		I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX,			
				OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1,			
				DCI_D5, UART4_TX, EVENTOUT			
				Default: PB7 Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA,			
PB7	93	I/O		I2C3_SDA, USART0_RX, HPDF_CKIN5, EXMC_NL,			
101	93	1/0		EXMC_NADV, DCI_VSYNC, EVENTOUT			
				Additional: PVD_IN			
BOOT	94	I/O		Default: BOOT			
				Default: PB8			
PB8	95	I/O		Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7,			
				I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX,			



	GD32H737Vx LQFP100								
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description					
				CANO_RX, SDIO1_D4, SDIO0_D4, DCI_D6, TLI_B6 ⁽³⁾ , EVENTOUT					
PB9	96	I/O		Default: PB9 Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7, I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA, SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7 ⁽³⁾ , EVENTOUT					
PE0	97	I/O		Default: PE0 Alternate: TIMER3_ETI, UART7_RX, SAI1_MCLK0, EXMC_NBL0, DCI_D2, TLI_R0 ⁽³⁾ , EVENTOUT					
PE1	98	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6 ⁽³⁾ , EVENTOUT					
VSS	99	Р	-	Default: VSS					
VDD	100	Р	-	Default: VDD					

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32H737VIxx / GD32H737VMxx devices only.
- (4) USBHS0_DM and USBHS0_DP pins can only be used for USBHS.
- (5) PC2_C and PC3_C can only be used as analog pins.

2.6.4. GD32H737lx BGA176 pin definitions

Table 2-6. GD32H737Ix BGA176 pin definitions

	GD32H737lx BGA176							
Pin Name	me Pins	Pin	1/0	Functions description				
		Type ⁽¹⁾	Level ⁽²⁾					
				Default: PE2				
PE2	C3	I/O		Alternate: TRACECK, SAI0_CLK0, SPI3_SCK,				
PEZ	C3	1/0		SAI0_MCLK0, SAI2_MCLK0, OSPIM_P0_IO2, SAI2_CLK0,				
				ETH0_MII_TXD3, EXMC_A23, EVENTOUT				
				Default: PE3				
PE3	B2	I/O		Alternate: TRACED0, TIMER14_BRKIN0, SAI0_SD1,				
				SAI2_SD1, EXMC_A19, DCI_PIXCLK, EVENTOUT				
				Default: PE4				
				Alternate: TRACED1, TIMER0_BRKIN1, SAI0_DAT1,				
PE4	B1	31 I/O		HPDF_DATAIN3, TIMER14_MCH0, SPI3_NSS, SAI0_FS0,				
				SAI2_FS0, SAI2_DAT1, EXMC_A20, DCI_D4, TLI_B0 ⁽³⁾ ,				
				EVENTOUT				
				Default: PE5				
PE5	D3	I/O		Alternate: TRACED2, SAI0_CLK1, HPDF_CKIN3,				
				TIMER14_CH0 , SPI3_MISO, SAI0_SCK0, SAI2_SCK0,				



	GD32H737ix BGA176							
		Pin	I/O	CDOZINONA DOATIO				
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
				SAI2_CLK1, EXMC_A21, DCI_D6, TLI_G0 ⁽³⁾ , EVENTOUT				
				Default: PE6				
				Alternate: TRACED3, TIMER0_BRKIN2, SAI0_DAT0,				
PE6	E3	I/O		TIMER14_CH1 , SPI3_MOSI, SAI0_SD0 , SAI2_SD0,				
				SAI2_DAT0, SAI1_MCLK1, CMP_MUX_OUT3 , EXMC_A22,				
				DCI_D7, TLI_G1 ⁽³⁾ , EVENTOUT				
VSS	A1	Р	-	Default: VSS				
VDD	E4	Р	-	Default: VDD				
VBAT	E2	Р	-	Default: VBAT				
				Default: PC13				
PC13	C1	I/O		Alternate: EVENTOUT				
				Additional: RTC_TAMP0, RTC_TS, WKUP3, RTC_OUT				
PC14-				Default: PC14				
_	D2	I/O		Alternate: EVENTOUT				
OSC32IN				Additional: OSC32IN				
PC15-				Default: PC15				
OSC32OU	D1	I/O		Alternate: EVENTOUT				
Т				Additional: OSC32OUT				
VSS	C2	Р	-	Default: VSS				
VSSSMPS	F2	Р	-	Default: VSSSMPS				
VLXSMPS	F1	Р	-	Default: VLXSMPS				
VDDSMPS	G1	Р	-	Default: VDDSMPS				
VFBSMPS	G2	Р	-	Default: VFBSMPS				
				Default: PF0				
PF0	F4	I/O		Alternate: I2C1_SDA, USBHS0_ULPI_D4, OSPIM_P1_IO0,				
				EXMC_A0, TIMER22_CH0, EVENTOUT				
				Default: PF1				
PF1	F3	I/O		Alternate: I2C1_SCL, USBHS0_ULPI_D5, OSPIM_P1_IO1,				
				EXMC_A1, TIMER22_CH1, EVENTOUT				
				Default: PF2				
PF2	G3	I/O		Alternate: I2C1_SMBA, USBHS0_ULPI_D6, OSPIM_P1_IO2,				
				EXMC_A2, TIMER22_CH2, EVENTOUT				
				Default: PF3				
PF3	H4	I/O		Alternate: OSPIM_P1_IO3, EXMC_A3, TIMER22_CH3,				
110	•••	.,,		EVENTOUT				
				Additional: ADC2_IN5				
				Default: PF4				
				Alternate: TIMER0_MCH1, TIMER7_MCH1, USART0_TX,				
PF4	H2	I/O		HPDF_DATAIN2, USART2_RTS, USART2_DE,				
				UART3_RTS, UART3_DE, OSPIM_P1_SCK, SDIO1_D0,				
				EXMC_A4, TRIGSEL_OUT1, TLI_PIXCLK(3), EVENTOUT				
		1		Additional: ADC2_IN9				
PF5	НЗ	I/O		Default: PF5				
				Alternate: TIMER0_MCH2, TIMER7_MCH2, USART0_RX,				



GD32H737lx BGA176						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
		71.		HPDF_CKIN2, UART3_CTS, SDIO1_D1, EXMC_A5, TRIGSEL_OUT5, TLI_G7 ⁽³⁾ , EVENTOUT Additional: ADC2_IN4		
VSS	E1	Р	-	Default: VSS		
VDD	G4	Р	-	Default: VDD		
PF6	H1	I/O		Default: PF6 Alternate: TIMER15_CH0, CAN2_RX ⁽³⁾ , SPI4_NSS, SAI0_SD1, UART6_RX, SAI2_SD1, OSPIM_P0_IO3, EXMC_D24, TIMER22_CH0, EVENTOUT Additional: ADC2_IN8		
PF7	J3	I/O		Default: PF7 Alternate: TIMER16_CH0, CAN2_TX ⁽³⁾ , SPI4_SCK, SAI0_MCLK1, UART6_TX, SAI2_MCLK1, OSPIM_P0_IO2, EXMC_D25, TIMER22_CH1, EVENTOUT Additional: ADC2_IN3		
PF8	J2	I/O		Default: PF8 Alternate: TIMER15_MCH0, SPI4_MISO, SAI0_SCK1, UART6_RTS, UART6_DE, SAI2_SCK1, OSPIM_P0_IO0, EXMC_D26, TIMER22_CH2, EVENTOUT Additional: ADC2_IN7		
PF9	J4	I/O		Default: PF9 Alternate: TIMER16_MCH0, SPI4_MOSI, SAI0_FS1, UART6_CTS, SAI2_FS1, OSPIM_P0_IO1, EXMC_D27, TIMER22_CH3, EVENTOUT Additional: ADC2_IN2		
PF10	КЗ	I/O		Default: PF10 Alternate: TIMER15_BRKIN0, SAI0_DAT2, OSPIM_P0_SCK, SAI2_DAT2, DCI_D11, TLI_DE (3), EVENTOUT Additional: ADC2_IN6		
PH0- OSCIN	J1	I/O		Default: PH0 Alternate: EVENTOUT Additional: OSCIN		
PH1- OSCOUT	K1	I/O		Default: PH1 Alternate: EVENTOUT Additional: OSCOUT		
NRST	L1	-	-	Default: NRST		
PC0	L2	I/O		Default: PC0 Alternate: EXMC_D12, HPDF_CKIN0, HPDF_DATAIN4, TIMER40_CH0, SAI1_FS1, EXMC_A25, USBHS0_ULPI_STP, TLI_G2 ⁽³⁾ , EXMC_SDNWE, TRIGSEL_IN8, TLI_R5 ⁽³⁾ , EVENTOUT Additional: ADC012_IN10		
PC1	L3	I/O		Default: PC1 Alternate: TRACED0, SAI2_DAT0, SAI0_DAT0, HPDF_DATAIN0, HPDF_CKIN4, SPI1_MOSI, I2S1_SD,		



GD32H737lx BGA176						
Pin Name	Pins	Pin	I/O	Functions description		
riii Naiile	ГШЭ	Type ⁽¹⁾	Level ⁽²⁾	i unctions description		
				SAI0_SD0, TIMER40_MCH0, SAI2_SD0, SDIO1_CK,		
				OSPIM_P0_IO4, ETH0_MDC, MDC, TRIGSEL_IN9,		
				TLI_G5 ⁽³⁾ , EVENTOUT		
				Additional: ADC012_IN11, RTC_TAMP2, WKUP5		
				Default: PC2		
				Alternate: PMU_DEEPSLEEP, HPDF_CKIN1, OSPIM_P0_IO5, SPI1_MISO, HPDF_CKOUT,		
PC2	M1	I/O		OSPIM_P0_IO2, USBHS0_ULPI_DIR, ETH0_MII_TXD2,		
				EXMC_SDNE0, TRIGSEL_IN2, EVENTOUT		
				Additional: ADC012_IN12		
				Default: PC2_C ⁽⁵⁾		
PC2_C	N1	I/O		Additional: ADC2_IN0		
				Default: PC3		
				Alternate: PMU_SLEEP, HPDF_DATAIN1, OSPIM_P0_IO6,		
PC3	M2	I/O		SPI1_MOSI, I2S1_SD, OSPIM_P0_IO0,		
1 00	IVIZ	.,,		USBHS0_ULPI_NXT, ETH0_MII_TX_CLK, EXMC_SDCKE0,		
				EVENTOUT		
				Additional: ADC01_IN13		
PC3_C	N2	I/O		Default: PC3_C ⁽⁵⁾ Additional: ADC2_IN1		
VDD	K4	Р		Default: VDD		
VSS	K2	P		Default: VSS		
VSSA	N3	P	_	Default: VSSA		
VREFN	L4	Р	_	Default: VREFN		
VREFP	 M3	P	_	Default: VREFP		
VDDA	M4	P	-	Default: VDDA		
7557				Default: PA0		
				Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,		
				TIMER7_ETI, TIMER14_BRKIN0, SPI5_NSS, I2S5_WS,		
PA0	P1	I/O		OSPIM_P0_IO6, USART1_CTS, UART3_TX, SDIO1_CMD,		
				SAI1_SD1, ETH0_MII_CRS, EXMC_A19, TRIGSEL_IN0,		
				EVENTOUT		
				Additional: ADC0_IN16, WKUP0		
PA0_C	R3	I/O		Default: PA0_C ⁽⁵⁾		
				Additional: ADC01_IN0 Default: PA1		
				Alternate: TIMER1_CH1, TIMER4_CH1, TIMER14_MCH0,		
				USART1_RTS, USART1_DE, UART3_RX, OSPIM_P0_IO3,		
PA1	P2	I/O		SAI1_MCLK1, ETH0_MII_RX_CLK, ETH0_RMII_REF_CLK,		
				TRIGSEL_IN1, TLI_R2 ⁽³⁾ , EVENTOUT		
				Additional: ADC0_IN17		
DA4 C	Do	I/O		Default: PA1_C ⁽⁵⁾		
PA1_C	P3	1/0		Additional: ADC01_IN1		
PA2	R2	I/O		Default: PA2		



	GD32H737ix BGA176						
		Pin	1/0	CD32117371X BCA170			
Pin Name	Pins	Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
				Alternate: TIMER1_CH2, TIMER4_CH2, TIMER14_CH0, OSPIM_P0_IO0, USART1_TX, SAI1_SCK1, ETH0_MDIO, MDIO, TRIGSEL_IN7, TLI_R1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN14, WKUP1			
PH2	N4	I/O		Default: PH2 Alternate: TIMER40_CH0, USBHS1_ULPI_STP, OSPIM_P0_IO4, SAI1_SCK1, ETH0_MII_CRS, EXMC_SDCKEN0, TLI_R0 ⁽³⁾ , EVENTOUT Additional: ADC2_IN13			
VDD	M5	Р	-	Default: VDD			
VSS	M6	Р	-	Default: VSS			
PH3	R4	I/O		Default: PH3 Alternate: TIMER40_MCH0, USBHS1_ULPI_DIR, OSPIM_P0_IO5, SAI1_MCLK1, ETH0_MII_COL, EXMC_SDNE0, TLI_G3 ⁽³⁾ , TLI_R1 ⁽³⁾ , EVENTOUT Additional: ADC2_IN14			
PH4	P4	I/O		Default: PH4 Alternate: I2C1_SCL, TIMER40_BRKIN0, USBHS1_ULPI_NXT, TLI_G5 ⁽³⁾ , USBHS0_ULPI_NXT, EXMC_NBL3, TLI_G4 ⁽³⁾ , EVENTOUT Additional: ADC2_IN15			
PH5	R5	I/O		Default: PH5 Alternate: I2C1_SDA, SPI4_NSS, TIMER41_CH0, USBHS1_ULPI_CK, EXMC_SDNWE, EVENTOUT Additional: ADC2_IN16			
PA3	N5	I/O		Default: PA3 Alternate: TIMER1_CH3, TIMER4_CH3, TIMER14_CH1, I2S5_MCK, OSPIM_P0_IO2, USART1_RX, TLI_B2 ⁽³⁾ , USBHS0_ULPI_D0, ETH0_MII_COL, OSPIM_P0_SCK, TRIGSEL_IN4, TLI_B5 ⁽³⁾ , EVENTOUT Additional: ADC01_IN15			
VSS	R1	Р	-	Default: VSS			
PA4	P5	I/O		Default: PA4 Alternate: TIMER4_ETI, SPI0_NSS, I2S0_WS, SPI2_NSS, I2S2_WS, USART1_CK, SPI5_NSS, I2S5_WS, EXMC_D8, DCI_HSYNC, TLI_VSYNC(3), EVENTOUT Additional: ADC01_IN18, DAC0_OUT0			
PA5	P6	I/O		Default: PA5 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_MCH0, SPI0_SCK, I2S0_CK, SPI5_SCK, I2S5_CK, USBHS0_ULPI_CK, MDIO_A0, EXMC_D9, TLI_R4 ⁽³⁾ , EVENTOUT Additional: ADC01_IN19, DAC0_OUT1			
PA6	R7	I/O		Default: PA6 Alternate: TIMER0_BRKIN0, TIMER2_CH0,			



	GD32H737ix BGA176						
		Pin	I/O				
Pin Name	Pins	Type ⁽¹⁾		Functions description			
				TIMER7_BRKIN0, SPI0_MISO, OSPIM_P0_IO3, SPI5_MISO, CMP_MUX_OUT0, MDIO_MDC, DCI_PIXCLK, TLI_G2 ⁽³⁾ , EVENTOUT Additional: ADC01_IN3			
PA7	N6	I/O		Default: PA7 Alternate: TIMER0_MCH0, TIMER2_CH1, TIMER7_MCH0, SPI0_MOSI, I2S0_SD, SPI5_MOSI, I2S5_SD, OSPIM_P0_IO2, ETH0_MII_RX_DV, ETH0_RMII_CRS_DV, EXMC_SDNWE, TRIGSEL_IN5, TLI_VSYNC ⁽³⁾ , EVENTOUT Additional: ADC01_IN7			
PC4	R6	I/O		Default: PC4 Alternate: PMU_DEEPSLEEP, EXMC_A22, HPDF_CKIN2, I2S0_MCK, TIMER41_CH0, RSPDIF_CH2, SDIO1_CKIN, ETH0_MII_RXD0, ETH0_RMII_RXD0, EXMC_SDNE0, TLI_R7 ⁽³⁾ , EVENTOUT Additional: ADC01_IN4, CMP0_IM7			
PC5	M7	I/O		Default: PC5 Alternate: PMU_SLEEP, SAI2_DAT2, SAI0_DAT2, HPDF_DATAIN2, TIMER41_MCH0, RSPDIF_CH3, ETH0_MII_RXD1, ETH0_RMII_RXD1, EXMC_SDCKE0, CMP0_OUT, TLI_DE ⁽³⁾ , EVENTOUT Additional: ADC01_IN8			
VDD	M9	Р	-	Default: VDD			
VSS	M10	Р	_	Default: VSS			
PB0	R8	I/O		Default: PB0 Alternate: TIMER0_MCH1, TIMER2_CH2, TIMER7_MCH1, OSPIM_P0_IO1, HPDF_CKOUT, UART3_CTS, TLI_R3 ⁽³⁾ , USBHS0_ULPI_D1, ETH0_MII_RXD2, MDIO_A1, TRIGSEL_OUT3, TLI_G1 ⁽³⁾ , EVENTOUT Additional: ADC01_IN9, CMP0_IP0			
PB1	M8	I/O		Default: PB1 Alternate: TIMER0_MCH2, TIMER2_CH3, TIMER7_MCH2, OSPIM_P0_IO0, HPDF_DATAIN1, TLI_R6 ⁽³⁾ , USBHS0_ULPI_D2, ETH0_MII_RXD3, MDIO_A2, TRIGSEL_OUT4, TLI_G0 ⁽³⁾ , EVENTOUT Additional: ADC01_IN5, CMP0_IM6			
PB2	P7	I/O		Default: PB2 Alternate: RTC_OUT, SAI2_DAT0, SAI0_DAT0, EXMC_D10, HPDF_CKIN1, SAI0_SD0, SPI2_MOSI, I2S2_SD, SAI2_SD0, OSPIM_P0_SCK, EXMC_NCE, MDIO_A3, TIMER22_ETI, EVENTOUT Additional: CMP0_IP1			
PF11	N7	I/O		Default: PF11 Alternate: SPI4_MOSI, SAI1_SD1, EXMC_SDNRAS, DCI_D12, TIMER23_CH0, EVENTOUT			



	GD32H737Ix BGA176							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
				Additional: ADC0_IN2				
				Default: PF12				
PF12	P11	I/O		Alternate: EXMC_A6, TIMER23_CH1, EVENTOUT				
				Additional: ADC0_IN6				
				Default: PF13				
PF13	N11	I/O		Alternate: HPDF_DATAIN6, I2C3_SMBA, EXMC_A7,				
				TIMER23_CH2, EVENTOUT				
				Additional: ADC1_IN2				
				Default: PF14				
PF14	R10	I/O		Alternate: HPDF_CKIN6, I2C3_SCL, SPI4_IO2, EXMC_A8,				
				TIMER23_CH3, EVENTOUT				
				Additional: ADC1_IN6				
PF15	N10	I/O		Default: PF15				
				Alternate: I2C3_SDA, SPI4_IO3, EXMC_A9, EVENTOUT Default: PG0				
PG0	P8	I/O		Alternate: TIMER31_CH0, OSPIM_P1_IO4, EXMC_A10,				
FGU	го	1/0		EVENTOUT				
				Default: PG1				
PG1	NG	N9 I/O		Alternate: TIMER31_CH1, USBHS1_ULPI_D3,				
101	143			OSPIM_P1_IO5, EXMC_A11, EVENTOUT				
		I/O		Default: PE7				
				Alternate: TIMER0_ETI, HPDF_DATAIN2, UART6_RX,				
PE7	P9			OSPIM_P0_IO4, EXMC_D4, EVENTOUT				
				Additional: CMP1_IM7				
				Default: PE8				
PE8	N8			Alternate: TIMER0_MCH0, HPDF_CKIN2, UART6_TX,				
			OSPIM_P0_IO5, EXMC_D5, CMP1_OUT, EVENTOUT					
				Default: PE9				
		R11 I/O		Alternate: TIMER0_CH0, HPDF_CKOUT, SPI3_IO2,				
PE9	R11			UART6_RTS, UART6_DE, OSPIM_P0_IO6, EXMC_D6,				
				EVENTOUT				
				Additional: CMP1_IP0				
				Default: PE10				
PE10	R9	I/O		Alternate: TIMER0_MCH1, HPDF_DATAIN4, SPI3_IO3,				
				UART6_CTS, OSPIM_P0_IO7, EXMC_D7, EVENTOUT				
				Additional: CMP1_IM6				
				Default: PE11				
DE44	D40	1/0		Alternate: TIMERO_CH1, HPDF_CKIN4, SPI3_NSS,				
PE11	R12	I/O		SAI1_SD1, OSPIM_P0_CSN, EXMC_D8, TLI_G3 ⁽³⁾ ,				
				EVENTOUT Additional: CMP1 IP1				
		 		Additional: CMP1_IP1 Default: PE12				
PE12	P12	I/O		Alternate: TIMER0_MCH2, HPDF_DATAIN5, SPI3_SCK,				
1 612	114			SAI1_SCK1, EXMC_D9, CMP0_OUT, TLI_B4 ⁽³⁾ , EVENTOUT				
PE13	P13	I/O		Default: PE13				
FEIS	F13	1/0		Delault, T L 10				



GD32H737Ix BGA176						
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
				Alternate: TIMER0_CH2, HPDF_CKIN5, SPI3_MISO, SAI1_FS1, EXMC_D10, CMP1_OUT, TLI_DE ⁽³⁾ , EVENTOUT		
PE14	M12	I/O		Default: PE14 Alternate: TIMER0_CH3, SPI3_MOSI, SAI1_MCLK1, EXMC_D11, TLI_PIXCLK ⁽³⁾ , EVENTOUT		
PE15	P14	I/O		Default: PE15 Alternate: TIMER0_BRKIN0, TLI_HSYNC ⁽³⁾ , EXMC_D12, CMP_MUX_OUT4, TLI_R7 ⁽³⁾ , EVENTOUT		
PB10	N12	I/O		Default: PB10 Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, HPDF_DATAIN7, USART2_TX, OSPIM_P0_CSN, USBHS0_ULPI_D3, ETH0_MII_RX_ER, TRIGSEL_OUT2, TLI_G4 ⁽³⁾ , EVENTOUT		
PB11	P10	I/O		Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, HPDF_CKIN7, USART2_RX, USBHS0_ULPI_D4, ETH0_MII_TX_EN, ETH0_RMII_TX_EN, USBHS1_SOF, TLI_G5 ⁽³⁾ , EVENTOUT		
VCORE	R13	Р	-	Default: VCORE		
VSS	R15	Р	ı	Default: VSS		
VDDLDO	R14	Р	-	Default: VDDLDO		
PH6	P15	I/O		Default: PH6 Alternate: I2C1_SMBA, SPI4_SCK, ETH1_MII_RXD2, TIMER41_MCH0, USBHS1_ULPI_D0, ETH0_MII_RXD2, EXMC_SDNE1, DCI_D8, EVENTOUT		
PH7	M11	I/O		Default: PH7 Alternate: EDOUT_A, I2C2_SCL, SPI4_MISO, ETH1_MII_RXD3, TIMER41_BRKIN0, USBHS1_ULPI_D1, ETH0_MII_RXD3, EXMC_SDCKE1, DCI_D9, EVENTOUT		
PH8	N13	I/O		Default: PH8 Alternate: TIMER4_ETI, EDOUT_B, I2C2_SDA, SPI4_IO2, ETH1_MII_RXD0, ETH1_RMII_RXD0, TIMER42_CH0, USBHS1_ULPI_D2, EXMC_D16, DCI_HYSNC, TLI_R2 ⁽³⁾ , EVENTOUT		
PH9	M14	I/O		Default: PH9 Alternate: EDOUT_Z, I2C2_SMBA, SPI4_IO3, ETH1_MII_RXD1, ETH1_RMII_RXD1, TIMER42_MCH0, USBHS1_ULPI_D3, EXMC_D17, DCI_D0, TLI_R3 ⁽³⁾ , EVENTOUT		
PH10	N14	I/O		Default: PH10 Alternate: TIMER4_CH0, I2C3_SMBA, ETH1_MII_RX_ER, TIMER42_BRKIN0, USBHS1_ULPI_D4, EXMC_D18, DCI_D1, TLI_R4 ⁽³⁾ , EVENTOUT		
PH11	M13	I/O		Default: PH11		



	GD32H737lx BGA176							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
				Alternate: TIMER4_CH1, I2C3_SCL, ETH1_MII_RX_DV,				
				ETH1_RMII_CRS_DV, TIMER43_CH0, USBHS1_ULPI_D5,				
				EXMC_D19, DCI_D2, TLI_R5 ⁽³⁾ , EVENTOUT				
VSS	K12	Р	-	Default: VSS				
				Default: PH12				
				Alternate: TIMER4_CH2, I2C3_SDA, ETH1_MII_RX_CLK,				
PH12	N15	I/O		ETH1_RMII_REF_CLK, TIMER43_MCH0,				
				USBHS1_ULPI_D6, EXMC_D20, DCI_D3, TLI_R6 ⁽³⁾ ,				
				EVENTOUT				
				Default: PB12				
				Alternate: TIMER0_BRKIN0, I2C1_SMBA, SPI1_NSS,				
				I2S1_WS, HPDF_DATAIN1, USART2_CK, CAN1_RX,				
PB12	M15	I/O	5VT	USBHS0_ULPI_D5, ETH0_MII_TXD0, ETH0_RMII_TXD0,				
				OSPIM_P0_IO0, CMP_MUX_OUT2, UART4_RX,				
				EVENTOUT				
				Additional: USBHS1_VBUS				
				Default: PB13				
				Alternate: RTC_REFIN, TIMER0_MCH0, OSPIM_P0_IO2,				
PB13	L15	I/O	5VT	SPI1_SCK, I2S1_CK, HPDF_CKIN1, USART2_CTS,				
				USBHS1_ID, CAN1_TX, USBHS0_ULPI_D6,				
				ETH0_MII_TXD1, ETH0_RMII_TXD1, SDIO0_D0, DCI_D2,				
				UART4_TX, EVENTOUT				
USBHS1_	K15	I/O		Default: USBHS1_DM ⁽⁴⁾				
DM								
USBHS1_	K14	I/O		Default: USBHS1_DP ⁽⁴⁾				
DP				_				
				Default: PD8				
PD8	L14	I/O		Alternate: HPDF_CKIN3, USART2_TX, SAI1_CLK0,				
				RSPDIF_CH1, EXMC_D13, EVENTOUT				
P.D.C	1445			Default: PD9				
PD9	K13	I/O		Alternate: HPDF_DATAIN3, USART2_RX, SAI1_CLK1,				
		1		EXMC_D14, EVENTOUT				
DD40	140	1/0		Default: PD10 Alternate: HDDE_CKOUT_USART2_CK_SAI1_DAT1				
PD10	L13	I/O		Alternate: HPDF_CKOUT, USART2_CK, SAI1_DAT1, EXMC_D15, TLI_B3 ⁽³⁾ , EVENTOUT				
\/DD	140							
VDD	L12	Р	-	Default: VDD				
VSS	J14	Р	-	Default: VSS				
				Default: PD11				
PD11	J13	I/O		Alternate: TIMER40_CH1, TIMER7_MCH3, I2C3_SMBA,				
				USART2_CTS, SAI1_DAT2, OSPIM_P0_IO0, SAI1_SD0,				
				EXMC_A16, EXMC_CLE, EVENTOUT				
DD40	14 <i>E</i>	1/0		Default: PD12 Alternate: TIMER41_CH1, TIMER3_CH0, I2C3_SCL,				
PD12	J15	I/O		CAN2_RX ⁽³⁾ , EDOUT_A, USART2_RTS, USART2_DE,				
				UAINZ_RAM, EDUUT_A, USAKTZ_RTS, USAKTZ_DE,				



	GD32H737ix BGA176							
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
				OSPIM_P0_IO1, SAI1_FS0, EXMC_A17, EXMC_ALE,				
				DCI_D12, EVENTOUT				
				Default: PD13				
PD13	H15	I/O		Alternate: TIMER42_CH1, TIMER3_CH1, I2C3_SDA,				
FDIS	1113	1/0		CAN2_TX ⁽³⁾ , EDOUT_B, OSPIM_P0_IO3, SAI1_SCK0,				
				EXMC_A18, DCI_D13, EVENTOUT				
				Default: PD14				
PD14	H14	I/O		Alternate: TIMER43_CH1, TIMER3_CH2, SPI3_IO2,				
				EDOUT_Z, UART7_CTS, EXMC_D0, EVENTOUT				
				Default: PD15				
PD15	J12	I/O		Alternate: TIMER44_CH1, TIMER3_CH3, SPI3_IO3,				
				UART7_RTS, UART7_DE, EXMC_D1, EVENTOUT				
				Default: PG2				
PG2	G15	I/O		Alternate: TIMER0_BRKIN1, TIMER7_BRKIN0,				
. 02	•	., 0		TIMER31_CH2, SPI1_MISO, USBHS1_ULPI_D4,				
				CMP_MUX_OUT5, EXMC_A12, TIMER23_ETI, EVENTOUT				
				Default: PG3				
PG3	H13	I/O		Alternate: TIMER7_BRKIN2, TIMER31_CH3, SPI1_MOSI,				
. ••	1110			I2S1_SD, USBHS1_ULPI_D5, CMP_MUX_OUT6,				
				EXMC_A13, TIMER22_ETI, EVENTOUT				
VSS	F12	Р	-	Default: VSS				
VDD	H12	Р	-	Default: VDD				
				Default: PG4				
PG4	G14	I/O		Alternate: TIMER0_BRKIN2, TIMER7_BRKIN1,				
1 04	014	1/0		TIMER31_ETI, USBHS1_ULPI_D6, CMP_MUX_OUT7,				
				EXMC_A14, EVENTOUT				
				Default: PG5				
PG5	F15	I/O		Alternate: TIMER0_ETI, TIMER30_CH0, USBHS1_ULPI_D7,				
				EXMC_A15, EVENTOUT				
				Default: PG6				
PG6	F14	I/O		Alternate: TIMER16_BRKIN0, TIMER30_CH1, ETH1_MDC,				
1 00	1 14	1/0		OSPIM_P0_CSN, EXMC_NE2, DCI_D12, TLI_R7 ⁽³⁾ ,				
				EVENTOUT				
				Default: PG7				
PG7	G13	I/O		Alternate: EXMC_D28, TIMER30_CH2, SAI0_MCLK0,				
107	013	1,0		USART5_CK, EXMC_INT, DCI_D13, TLI_PIXCLK ⁽³⁾ ,				
				EVENTOUT				
				Default: PG8				
PG8				Alternate: TIMER7_ETI, TIMER30_CH3, SPI5_NSS,				
	G12	I/O		I2S5_WS, ETH1_PPS_OUT, USART5_RTS, USART5_DE,				
				RSPDIF_CH2, ETH0_PPS_OUT, EXMC_SDCLK, TLI_G7 ⁽³⁾ ,				
				EVENTOUT				
VDD50US	E15	P	_	Default: VDD50USB				
В	⊑13		_	Delault. VDD0000D				



	GD32H737lx BGA176							
		Pin	I/O					
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description				
VDD33US B	F13	Р	-	Default: VDD33USB				
PC6	E14	I/O		Default: PC6 Alternate: TIMER0_BRKIN1, TIMER2_CH0, TIMER7_CH0, HPDF_CKIN3, I2S1_MCK, USART5_TX, SDIO0_DAT0DIR, EXMC_NWAIT, SDIO1_D6, SDIO0_D6, DCI_D0, TLI_HSYNC ⁽³⁾ , EVENTOUT				
PC7	D15	I/O		Default: PC7 Alternate: TIMER0_CH3, TIMER2_CH1, TIMER7_CH1, HPDF_DATAIN3, I2S2_MCK, USART5_RX, SDIO0_DAT123DIR, EXMC_NE0, SDIO1_D7, SDIO0_D7, DCI_D1, TLI_G6 ⁽³⁾ , EVENTOUT				
PC8	D14	I/O		Default: PC8 Alternate: TRACED1, TIMER2_CH2, TIMER7_CH2, USART5_CK, UART4_RTS, UART4_DE, EXMC_NE1, EXMC_INT, SDIO0_D0, DCI_D2, EVENTOUT				
PC9	E13	I/O		Default: PC9 Alternate: CK_OUT1, TIMER0_MCH3, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, UART4_CTS, OSPIM_P0_IO0, TLI_G3 ⁽³⁾ , SDIO0_D1, DCI_D3, TLI_B2 ⁽³⁾ , EVENTOUT				
VSS	A15	Р	-	Default: VSS				
VDD	E12	Р	-	Default: VDD				
PA8	B14	I/O		Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, TIMER7_BRKIN2, I2C2_SCL, USART0_CK, USBHS0_SOF, UART6_RX, CMP_MUX_OUT1, TLI_B3 ⁽³⁾ , TLI_R6 ⁽³⁾ , EVENTOUT				
PA9	D13	I/O	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, TRIGSEL_IN13, DCI_D0, TLI_R5 ⁽³⁾ , EVENTOUT Additional: USBHS0_VBUS				
PA10	C14	I/O	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, TRIGSEL_IN12, USBHS0_ID, MDIO, TLI_B4 ⁽³⁾ , DCI_D1, TLI_B1 ⁽³⁾ , EVENTOUT				
USBHS0_ DM	C15	I/O		Default: USBHS0_DM ⁽⁴⁾				
USBHS0_ DP	B15	I/O		Default: USBHS0_DP ⁽⁴⁾				
PA13	B13	I/O		Default: JTMS, SWDIO, PA13 Alternate: TIMER0_BRKIN1, TIMER7_BRKIN1, SPI1_NSS, I2S1_WS, UART3_RX, USART0_CTS, CAN0_RX, MDIO_A3, EXMC_INT, TRIGSEL_IN10, TLI_R4 ⁽³⁾ ,				



GD32H737ix BGA176				
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				EVENTOUT
VCORE	A14	Р	-	Default: VCORE
VDDLDO	A13	Р	-	Default: VDDLDO
				Default: PH13
PH13	C13	I/O		Alternate: TIMER7_MCH0, ETH1_MII_COL,
				TIMER43_BRKIN0, UART3_TX, CAN0_TX, EXMC_D21,
				TLI_G2 ⁽³⁾ , EVENTOUT
PH14	B12	I/O		Default: PH14
				Alternate: TIMER7_MCH1, ETH1_MDIO, UART3_RX,
				CAN0_RX, EXMC_D22, DCI_D4, TLI_G3 ⁽³⁾ , EVENTOUT
PH15	D12	I/O		Default: PH15
				Alternate: TIMER7_MCH2, ETH1_MII_CRS, EXMC_D23,
				DCI_D11, TLI_G4 ⁽³⁾ , EVENTOUT
PA14	A12	I/O		Default: JTCK, SWCLK, PA14 Alternate: TLI_G7 ⁽³⁾ , SPI1_SCK, I2S1_CK, UART3_TX,
				USART0_RTS, USART0_DE, SAI1_FS1, CAN0_TX,
				MDIO_A4, TIMER0_BRKIN2, TRIGSEL_IN11, TLI_R5 ⁽³⁾ ,
				EVENTOUT
PA15	A11	I/O		Default: JTDI, PA15
				Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS,
				I2S0_WS, SPI2_NSS, I2S2_WS, SPI5_NSS, I2S5_WS,
				UART3_RTS, UART3_DE, TLI_R3 ⁽³⁾ , UART6_TX, MDIO_A0,
				TRIGSEL_OUT0, TLI_B6 ⁽³⁾ , EVENTOUT
PC10	C12	I/O		Default: PC10
				Alternate: TIMER0_CH3, HPDF_CKIN5, SPI2_SCK,
				I2S2_CK, USART2_TX, UART3_TX, OSPIM_P0_IO1,
				TLI_B1 ⁽³⁾ , MDIO_A1, SDIO0_D2, DCI_D8, TLI_R2 ⁽³⁾ , EVENTOUT
				Default: PC11
PC11	C11	I/O		Alternate: TIMER0_ETI, HPDF_DATAIN5, SPI2_MISO,
				USART2_RX, UART3_RX, OSPIM_P0_CSN, EXMC_NBL2,
				MDIO_A2, SDIO0_D3, DCI_D4, TLI_B4 ⁽³⁾ , EVENTOUT
PC12	B11	I/O		Default: PC12
				Alternate: TRACED3, EXMC_D6, TIMER14_CH0,
				SPI5_SCK, I2S5_CK, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO0_CK, DCI_D9, TLI_R6 ⁽³⁾ , EVENTOUT
PD0	C10	I/O		Default: PD0
				Alternate: TIMER7_CH2, HPDF_CKIN6, UART3_RX,
				CAN0_RX, EXMC_D2, TRIGSEL_IN3, TLI_B1 ⁽³⁾ ,
PD1	A10	I/O		EVENTOUT Default: BD1
				Default: PD1 Alternate: HPDF_DATAIN6, UART3_TX, CAN0_TX,
				EXMC_D3, TRIGSEL_IN6, EVENTOUT
	_			Default: PD2
PD2	B10	I/O		Alternate: TRACED2, EXMC_D7, TIMER2_ETI,



				GD32H737ix BGA176
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾		Functions description
				TIMER14_BRKIN0, UART4_RX, TLI_B7 ⁽³⁾ , SDIO0_CMD,
				DCI_D11, TLI_B2 ⁽³⁾ , EVENTOUT
				Default: PD3
PD3	A9	I/O		Alternate: HPDF_CKOUT, SPI1_SCK, I2S1_CK,
				USART1_CTS, EXMC_CLK, DCI_D5, TLI_G7(3), EVENTOUT
				Default: PD4
PD4	C9	I/O		Alternate: TIMER7_MCH3, USART1_RTS, USART1_DE,
				OSPIM_P0_IO4, EXMC_NOE, EVENTOUT
DDF	DO	1/0		Default: PD5
PD5	В9	I/O		Alternate: TIMER7_CH3, USART1_TX, OSPIM_P0_IO5,
\(\(\alpha\)	D40			EXMC_NWE, EVENTOUT
VSS	D10	P	-	Default: VSS
VDD	D11	Р	-	Default: VDD
				Default: PD6
DDC	Do	1/0		Alternate: SAI1_DAT0, SAI0_DAT0, HPDF_CKIN4,
PD6	D9	I/O		HPDF_DATAIN1, SPI2_MOSI, I2S2_SD, SAI0_SD0, USART1_RX, SAI2_SD0, OSPIM_P0_IO6, SDIO1_CK,
				EXMC_NWAIT, DCI_D10, TLI_B2 ⁽³⁾ , EVENTOUT
				Default: PD7
				Alternate: HPDF_DATAIN4, SPI0_MOSI, I2S0_SD,
PD7	B8	I/O		HPDF_CKIN1, USART1_CK, RSPDIF_CH0,
. 5.	20	.,, 0		OSPIM_P0_IO7, SDIO1_CMD, EXMC_NE0, EXMC_NCE,
				EVENTOUT
				Default: PG9
				Alternate: EXMC_D30, CAN2_TX ⁽³⁾ , TIMER7_BRKIN1,
PG9	A8	I/O		TIMER30_ETI, SPI0_MISO, ETH1_MII_TX_CLK,
				USART5_RX, RSPDIF_CH3, OSPIM_P0_IO6, SAI1_FS1,
				SDIO1_D0, EXMC_NE1, DCI_VSYNC, EVENTOUT
				Default: PG10
PG10	C8	I/O		Alternate: EXMC_D31, CAN2_RX ⁽³⁾ , OSPIM_P1_IO6,
1 010	00	.,,		SPI0_NSS, I2S0_WS, TLI_G3 ⁽³⁾ , SAI1_SD1, SDIO1_D1,
				EXMC_NE2, DCI_D2, TLI_B2 ⁽³⁾ , EVENTOUT
				Default: PG11
50				Alternate: EXMC_D29, SPI0_SCK, I2S0_CK,
PG11	A7	I/O		ETH1_MII_TX_EN, ETH1_RMII_TX_EN, RSPDIF_CH0,
				OSPIM_P1_IO7, SDIO1_D2, ETH0_MII_TX_EN,
				ETH0_RMII_TX_EN, DCI_D3, TLI_B3 ⁽³⁾ , EVENTOUT Default: PG12
				Alternate: OSPIM_P1_CSN, SPI5_MISO, ETH1_MII_TXD2,
PG12	D8	I/O		USART5_RTS, USART5_DE, RSPDIF_CH1, TLI_B4 ⁽³⁾ ,
. 312	50	.,,		SDIO1_D3, ETH0_MII_TXD1, ETH0_RMII_TXD1,
				EXMC_NE3, TIMER22_CH0, TLI_B1 ⁽³⁾ , EVENTOUT
				Default: PG13
PG13	В7	I/O		Alternate: TRACED0, SPI5_SCK, I2S5_CK,
				ETH1_MII_TXD0, ETH1_RMII_TXD0, USART5_CTS,



				GD32H737lx BGA176
		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾		Functions description
				TIMER44_CH0, SDIO1_D6, ETH0_MII_TXD0,
				ETH0_RMII_TXD0, EXMC_A24, TIMER22_CH1, TLI_R0 ⁽³⁾ ,
				EVENTOUT
				Default: PG14
İ				Alternate: TRACED1, SPI5_MOSI, I2S5_SD,
PG14	C7	I/O		ETH1_MII_TXD1, ETH1_RMII_TXD1, USART5_TX,
				TIMER44_MCH0, OSPIM_P0_IO7, SDIO1_D7,
				ETH0_MII_TXD1, ETH0_RMII_TXD1, EXMC_A25,
				TIMER22_CH2, TLI_B0 ⁽³⁾ , EVENTOUT
PG15	D7	I/O		Default: PG15 Alternate: ETH1_MII_TXD3, USART5_CTS,
PG15	D7	1/0		TIMER44_BRKIN0, EXMC_SDNCAS, DCI_D13, EVENTOUT
				Default: JTDO, PB3
				Alternate: TRACESWO, TIMER1_CH1, TLI_PIXCLK ⁽³⁾ ,
PB3	A6	I/O		SPI0_SCK, I2S0_CK, SPI2_SCK, I2S2_CK, SPI5_SCK,
. 20	7.0	.,, 0		I2S5_CK, SDIO1_D2, CTC_SYNC, UART6_RX, MDIO_A4,
				TRIGSEL_OUT7, TIMER23_ETI, EVENTOUT
				Default: NJTRST, PB4
55.4	D 0			Alternate: TIMER15_BRKIN0, TIMER2_CH0, SPI0_MISO,
PB4	B6	I/O		SPI2_MISO, SPI1_NSS, I2S1_WS, SPI5_MISO, SDIO1_D3,
				UART6_TX, TRIGSEL_OUT6, EVENTOUT
				Default: PB5
				Alternate: TIMER16_BRKIN0, TIMER2_CH1, TLI_B5 ⁽³⁾ ,
PB5	C6	I/O		I2C0_SMBA, SPI0_MOSI, I2S0_SD, I2C3_SMBA,
. 20		.,, 0		SPI2_MOSI, I2S2_SD, SPI5_MOSI, I2S5_SD, CAN1_RX,
				USBHS0_ULPI_D7, ETH0_PPS_OUT, EXMC_SDCKE1,
				DCI_D10, UART4_RX, EVENTOUT
				Default: PB6
DDG	۸۶	I/O		Alternate: TIMER15_MCH0, TIMER3_CH0, EXMC_D11, I2C0_SCL, I2C3_SCL, USART0_TX, CAN1_TX,
PB6	A5	1/0		OSPIM_P0_CSN, HPDF_DATAIN5, EXMC_SDNE1,
				DCI_D5, UART4_TX, EVENTOUT
				Default: PB7
				Alternate: TIMER16_MCH0, TIMER3_CH1, I2C0_SDA,
PB7	B5	I/O		I2C3 SDA, USARTO RX, HPDF_CKIN5, EXMC_NL,
				EXMC_NADV, DCI_VSYNC, EVENTOUT
				Additional: PVD_IN
BOOT	C5	I/O		Default: BOOT
				Default: PB8
				Alternate: TIMER15_CH0, TIMER3_CH2, HPDF_CKIN7,
PB8	A2	I/O		I2C0_SCL, I2C3_SCL, SDIO0_CKIN, UART3_RX,
				CAN0_RX, SDIO1_D4, ETH0_MII_TXD3, SDIO0_D4,
				DCI_D6, TLI_B6 ⁽³⁾ , EVENTOUT
PB9	В3	I/O		Default: PB9
. 55				Alternate: TIMER16_CH0, TIMER3_CH3, HPDF_DATAIN7,



				GD32H737lx BGA176	
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				I2C0_SDA, SPI1_NSS, I2S1_WS, I2C3_SDA, SDIO0_CMDDIR, UART3_TX, CAN0_TX, SDIO1_D5, I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7 ⁽³⁾ , EVENTOUT	
PE0	I2C3_SMBA, SDIO0_D5, DCI_D7, TLI_B7 ⁽³⁾ , EVENTO Default: PE0				
PE1	C4	I/O		Default: PE1 Alternate: UART7_TX, EXMC_NBL1, DCI_D3, TLI_R6 ⁽³⁾ , EVENTOUT	
VCORE	A4	Р	-	Default: VCORE	
VSS	D6	Р	-	Default: VSS	
PDR_ON	D4	Р	-	Default: PDR_ON ⁽⁶⁾	
VDDLDO	А3	Р	-	Default: VDDLDO	
VDD	D5	Р	-	Default: VDD	

Notes:


- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32H737IIxx / GD32H737IMxx devices only.
- (4) USBHSx_DM and USBHSx_DP (x=0..1) pins can only be used for USBHS.
- (5) PA0_C, PA1_C, PC2_C and PC3_C can only be used as analog pins.
- (6) PDR_ON pin should be pulled up to V_{DD} , refer to <u>Figure 4-3. Recommended PDR_ON</u> pin circuit⁽¹⁾.



2.6.5. GD32H737xx pin alternate functions

Table 2-7. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_CH0 /TIMER1_ETI	_	TIMER7_E TI	TIMER14_ BRKIN0	SPI5_N SS/I2S5 _WS	OSPIM_P0_I O6	USART1_ CTS	UART3_T X	SDIO1_C MD	SAI1_SD1	ETH0_MII_ CRS ⁽⁶⁾	EXMC_A 19	TRIGSEL_ IN0		EVENTOUT
PA1		TIMER1_CH1	TIMER4_ CH1		TIMER14_ MCH0			USART1_ RTS/USA RT1_DE	UART3_R X	OSPIM_P 0_IO3	SAI1_MCL K1	ETH0_MII_ RX_CLK ⁽⁶⁾ / ETH0_RMII _REF_CLK		TRIGSEL_ IN1	TLI_R2 ⁽	EVENTOUT
PA2		TIMER1_CH2	TIMER4_ CH2		TIMER14_ CH0		OSPIM_P0_I O0	USART1_ TX	SAI1_SCK 1			ETH0_MDIO	MDIO	TRIGSEL_ IN7	TLI_R1(5)	EVENTOUT
PA3		TIMER1_CH3	TIMER4_ CH3		TIMER14_ CH1	I2S5_M CK	OSPIM_P0_I O2	USART1_ RX		TLI_B2 ⁽⁵⁾	USBHS0_ ULPI_D0	ETH0_MII_ COL ⁽⁶⁾	OSPIM_ P0_SCK	TRIGSEL_ IN4	TLI_B5 ⁽⁵	EVENTOUT
PA4			TIMER4_ ETI			SPI0_N SS/I2S0 _WS	SPI2_NSS/I2 S2_WS	USART1_ CK	SPI5_NSS /I2S5_WS				EXMC_D 8	DCI_HSY NC	TLI_VS YNC ⁽⁵⁾	EVENTOUT
PA5		TIMER1_CH0 /TIMER1_ETI		TIMER7_ MCH0		SPI0_S CK/I2S0 _CK			SPI5_SCK /I2S5_CK		USBHS0_ ULPI_CK	MDIO_A0	EXMC_D		TLI_R4 ⁽	EVENTOUT
PA6		TIMER0_BR KIN0	TIMER2_ CH0	TIMER7_B RKIN0		SPI0_MI SO	OSPIM_P0_I O3		SPI5_MIS O		CMP_MU X_OUT0	MDIO_MDC		DCI_PIXC LK	TLI_G2 ⁽	EVENTOUT
PA7		TIMER0_MC H0	TIMER2_ CH1	TIMER7_ MCH0		SPI0_M OSI/I2S 0_SD			SPI5_MO SI/I2S5_S D		OSPIM_P 0_IO2	ETH0_MII_ RX_DV ⁽⁶⁾ /ET H0_RMII_C RS_DV		TRIGSEL_ IN5	TLI_VS YNC ⁽⁵⁾	EVENTOUT
PA8	CK_OUT 0	TIMER0_CH0		TIMER7_B RKIN2	I2C2_SCL			USART0_ CK			USBHS0_ SOF	UART6_RX	CMP_M UX_OUT 1	TLI_B3 ⁽⁵⁾	TLI_R6 ⁽	EVENTOUT
PA9		TIMER0_CH1			I2C2_SMB A	SPI1_S CK/I2S1 _CK		USARTO_ TX		TRIGSEL_ IN13				DCI_D0	TLI_R5 ⁽	EVENTOUT
PA10		TIMER0_CH2						USARTO_ RX			USBHS0_I D	MDIO	TLI_B4 ⁽⁵⁾	DCI_D1	TLI_B1 ⁽⁵	EVENTOUT
PA13	JTMS/S WDIO	TIMER0_BR KIN1		TIMER7_B RKIN1		SPI1_N SS/I2S1 _WS	UART3_RX	USART0_ CTS		CAN0_RX		MDIO_A3	EXMC_I NT	TRIGSEL_ IN10	TLI_R4 ⁽	EVENTOUT
PA14	JTCK/S				TLI_G7 ⁽⁵⁾	SPI1_S	UART3_TX	USART0_	SAI1_FS1	CAN0_TX		MDIO_A4	TIMER0_	TRIGSEL_	TLI_R5(EVENTOUT






Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	WCLK					CK/I2S1 _CK		RTS/USA RT0_DE					BRKIN2	IN11	5)	
PA15	JTDI	TIMER1_CH0 /TIMER1_ETI				SPI0_N SS/I2S0 _WS	SPI2_NSS/I2 S2_WS	SPI5_NSS /I2S5_WS	UART3_R TS/UART3 _DE	TLI_R3 ⁽⁵⁾		UART6_TX	MDIO_A	TRIGSEL_ OUT0	TLI_B6 ⁽⁵	EVENTOUT

Table 2-8. Port B alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_ MCH1	TIMER2_C H2	TIMER7_ MCH1	OSPIM_P 0_IO1		HPDF_CK OUT		UART3_ CTS	TLI_R3 ⁽⁵⁾	USBHS0_ ULPI_D1	ETH0_MII_ RXD2 ⁽⁶⁾	MDIO_A 1	TRIGSEL_ OUT3	TLI_G1 ⁽	EVENTOUT
PB1		TIMER0_ MCH2	TIMER2_C H3	TIMER7_ MCH2	OSPIM_P 0_IO0		HPDF_DA TAIN1			TLI_R6 ⁽⁵⁾	USBHS0_ ULPI_D2	ETH0_MII_ RXD3 ⁽⁶⁾	MDIO_A	TRIGSEL_ OUT4	TLI_G0(EVENTOUT
PB2	RTC_OUT	SAI2_DAT 0 ⁽¹⁾	SAI0_DAT 0	EXMC_D1 0	HPDF_CKI N1		SAI0_SD0	SPI2_MOSI /I2S2_SD	SAI2_SD 0 ⁽¹⁾	OSPIM_P 0_SCK		EXMC_NCE	MDIO_A	TIMER22_ ETI		EVENTOUT
PB3	JTDO/TRA CESWO	TIMER1_C H1	TLI_PIXCL K ⁽⁵⁾			SPI0_SCK /I2S0_CK	SPI2_SCK /I2S2_CK		SPI5_SC K/I2S5_C K	SDIO1_D2	CTC_SYN C	UART6_RX	MDIO_A	TRIGSEL_ OUT7	TIMER2 3_ETI	EVENTOUT
PB4	NJTRST	TIMER15_ BRKIN0	TIMER2_C H0			SPI0_MIS O	SPI2_MIS O	SPI1_NSS/I 2S1_WS	SPI5_MI SO	SDIO1_D3		UART6_TX		TRIGSEL_ OUT6		EVENTOUT
PB5		TIMER16_ BRKIN0	TIMER2_C H1	TLI_B5 ⁽⁵⁾	I2C0_SMB A	SPI0_MO SI/ I2S0_SD	I2C3_SMB A	SPI2_MOSI /I2S2_SD	SPI5_MO SI/I2S5_ SD	CAN1_RX	USBHS0_ ULPI_D7	ETH0_PPS_ OUT	EXMC_S DCKE1	DCI_D10	UART4_ RX	EVENTOUT
PB6		TIMER15_ MCH0	TIMER3_C H0	EXMC_D1 1	I2C0_SCL		I2C3_SCL	USART0_T X		CAN1_TX	OSPIM_P 0_CSN	HPDF_DAT AIN5	EXMC_S DNE1	DCI_D5	UART4_ TX	EVENTOUT
PB7		TIMER16_ MCH0	TIMER3_C H1		I2C0_SDA		I2C3_SDA	USARTO_R X				HPDF_CKIN 5	EXMC_N L/EXMC _NADV	DCI_VSY NC		EVENTOUT
PB8		TIMER15_ CH0	TIMER3_C H2	HPDF_CKI N7	I2C0_SCL		I2C3_SCL	SDIO0_CKI N	UART3_ RX	CAN0_RX	SDIO1_D4	ETH0_MII_T XD3 ⁽⁶⁾	SDIO0_ D4	DCI_D6	TLI_B6 ⁽⁵	EVENTOUT
PB9		TIMER16_ CH0	TIMER3_C H3	HPDF_DA TAIN7	I2C0_SDA	SPI1_NSS /I2S1_WS	I2C3_SDA	SDIO0_CM DDIR	UART3_T X	CAN0_TX	SDIO1_D5	I2C3_SMBA	SDIO0_ D5	DCI_D7	TLI_B7 ⁽⁵	EVENTOUT
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK /I2S1_CK	HPDF_DA TAIN7	USART2_T X		OSPIM_P 0_CSN	USBHS0_ ULPI_D3	ETH0_MII_ RX_ER ⁽⁶⁾		TRIGSEL_ OUT2	TLI_G4 ⁽	EVENTOUT
PB11		TIMER1_C H3			I2C1_SDA		HPDF_CKI N7	USART2_R X			_	ETH0_MII_T X_EN ⁽⁶⁾ /ETH 0_RMII_TX_ EN	USBHS1		TLI_G5(EVENTOUT
PB12		TIMER0_B RKIN0			I2C1_SMB A	SPI1_NSS /I2S1_WS	HPDF_DA TAIN1	USART2_C K		CAN1_RX	USBHS0_ ULPI_D5	ETH0_MII_T XD0 ⁽⁶⁾ /ETH0 _RMII_TXD 0	_	CMP_MU X_OUT2	UART4_ RX	EVENTOUT





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB13	RTC_REFI N	TIMER0_ MCH0			OSPIM_P 0_IO2	SPI1_SCK /I2S1_CK		USART2_C TS	USBHS1 _ID ⁽²⁾	CAN1_TX		ETH0_MII_T XD1 ⁽⁶⁾ /ETH0 _RMII_TXD 1	_	DCI_D2	UART4_ TX	EVENTOUT
PB14		TIMER0_ MCH1		TIMER7_ MCH1	USARTO_ TX	0	TAIN2	2 DE	_	SDIO1_D0			EXMC_D 10	TRIGSEL_ OUT1	TLI_CL K ⁽⁵⁾	EVENTOUT
PB15	RTC_REFI N	TIMER0_ MCH2		TIMER7_ MCH2	USARTO_ RX	SPI1_MO SI/I2S1_S D	HPDF_CKI N2		UART3_ CTS	SDIO1_D1			EXMC_D 11	TRIGSEL_ OUT5	TLI_G7 ⁽	EVENTOUT

Table 2-9. Port C alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0		EXMC_D 12		HPDF_CKI N0			ΤΔΙΝΙΔ	TIMER40_C H0	SAI1_FS 1	EXMC_A25	USBHS0_U LPI_STP	TLI_G2 ⁽⁵⁾	EXMC_SD NWE	TRIGSE L_IN8	TLI_R5 ⁽	EVENTOUT
PC1	TRACED 0	SAI2_DA T0 ⁽¹⁾	SAI0_DAT0	HPDF_DAT AIN0	HPDF_CKI N4	SPI1_MOSI /I2S1_SD	SAI0_SD0	TIMER40_ MCH0	SAI2_SD 0 ⁽¹⁾	SDIO1_CK	OSPIM_P0 _IO4	ETH0_MD C	MDC	TRIGSE L_IN9	TLI_G5(5)	EVENTOUT
PC2	PMU_DE EPSLEE P			HPDF_CKI N1	OSPIM_P0 _IO5	SPI1_MISO	HPDF_CK OUT			OSPIM_P0 _IO2	USBHS0_U LPI_DIR	ETH0_MII_ TXD2 ⁽⁶⁾	EXMC_SD NE0	TRIGSE L_IN2		EVENTOUT
PC3	PMU_SL EEP			HPDF_DAT AIN1	OSPIM_P0 _IO6	SPI1_MOSI /I2S1_SD				OSPIM_P0 _IO0	USBHS0_U LPI_NXT		EXMC_SD CKE0			EVENTOUT
PC4	PMU_DE EPSLEE P	EXMC_A 22		HPDF_CKI N2		12S0_MCK		TIMER41_C H0		RSPDIF_C H2	SDIO1_CKI N	ETH0_MII_ RXD0 ⁽⁶⁾ /ET H0_RMII_R XD0	EXMC_SD NE0		TLI_R7 ⁽	EVENTOUT
PC5	PMU_SL EEP	SAI2_DA T2 ⁽¹⁾	SAI0_DAT2	HPDF_DAT AIN2				TIMER41_ MCH0		RSPDIF_C H3		ETH0_MII_ RXD1 ⁽⁶⁾ /ET H0_RMII_R XD1	EXMC_SD CKE0	CMP0_ OUT	TLI_DE(EVENTOUT
PC6		TIMER0_ BRKIN1	TIMER2_C H0	TIMER7_C H0	HPDF_CKI N3	I2S1_MCK		USART5_T X	SDIO0_D AT0DIR	EXMC_NW AIT	SDIO1_D6		SDIO0_D6	DCI_D0	TLI_HS YNC ⁽⁵⁾	EVENTOUT
PC7		TIMER0_ CH3	TIMER2_C H1	TIMER7_C H1	HPDF_DAT AIN3		I2S2_MCK	USART5_R X	SDIO0_D AT123DI R	EXMC_NE 0	SDIO1_D7		SDIO0_D7	DCI_D1	TLI_G6 ⁽	EVENTOUT
PC8	TRACED 1		TIMER2_C H2	TIMER7_C H2				USART5_C K	UART4_ RTS/UA RT4_DE	EXMC_NE 1	EXMC_INT		SDIO0_D0	DCI_D2		EVENTOUT
PC9	CK_OUT 1	TIMER0_ MCH3	TIMER2_C H3	TIMER7_C H3	I2C2_SDA	I2S_CKIN			UART4_ CTS	OSPIM_P0 _IO0	TLI_G3 ⁽⁵⁾		SDIO0_D1	DCI_D3	TLI_B2 ⁽⁵	EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC10		TIMER0_ CH3		HPDF_CKI N5			SPI2_SCK/ I2S2_CK	USART2_T X	UART3_ TX	OSPIM_P0 _IO1	TLI_B1 ⁽⁵⁾	MDIO_A1	SDIO0_D2	DCI_D8	TLI_R2 ⁽	EVENTOUT
PC11		TIMER0_ ETI		HPDF_DAT AIN5			SPI2_MIS O	USART2_R X	UART3_ RX	OSPIM_P0 _CSN	EXMC_NB L2	MDIO_A2	SDIO0_D3	DCI_D4	TLI_B4 ⁽⁵	EVENTOUT
PC12	TRACED 3	EXMC_D 6	TIMER14_ CH0			_	SPI2_MOS I/I2S2_SD	USART2_C K	UART4_ TX				SDIO0_CK	DCI_D9	TLI_R6(5)	EVENTOUT
PC13																EVENTOUT
PC14																EVENTOUT
PC15																EVENTOUT

Table 2-10. Port D alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0			TIMER7_C H2	HPDF_CKI N6					UART3_R X	CAN0_R X			EXMC_D2	TRIGSEL_ IN3	TLI_B1 ⁽⁵	EVENTOUT
PD1				HPDF_DA TAIN6					UART3_T X	CAN0_T X			EXMC_D3	TRIGSEL_ IN6		EVENTOUT
PD2	TRACED2	EXMC_D 7	TIMER2_E TI		TIMER14 _BRKIN0				UART4_R X	TLI_B7 ⁽⁵⁾			SDIO0_CMD	DCI_D11	TLI_B2 ⁽⁵	EVENTOUT
PD3				HPDF_CK OUT		SPI1_SCK/ I2S1_CK		USART1_ CTS					EXMC_CLK	DCI_D5	TLI_G7 ⁽	EVENTOUT
PD4				TIMER7_ MCH3				USART1_ RTS/USA RT1_DE			OSPIM_P0 _IO4		EXMC_NOE			EVENTOUT
PD5				TIMER7_C H3				USART1_ TX			OSPIM_P0 _IO5		EXMC_NWE			EVENTOUT
PD6		SAI1_DA T0	SAI0_DAT0	HPDF_CKI N4	HPDF_D ATAIN1	SPI2_MOSI /I2S2_SD	SAI0_SD0	USART1_ RX	SAI2_SD0		OSPIM_P0 _IO6	SDIO1_C K	EXMC_NWAI T	DCI_D10	TLI_B2 ⁽⁵	EVENTOUT
PD7				HPDF_DA TAIN4		SPI0_MOSI /I2S0_SD	HPDF_CKI N1	USART1_ CK		RSPDIF_ CH0	OSPIM_P0 _IO7	SDIO1_C MD	EXMC_NE0/ EXMC_NCE			EVENTOUT
PD8				HPDF_CKI N3				USART2_ TX	SAI1_CLK 0	RSPDIF_ CH1			EXMC_D13			EVENTOUT
PD9				HPDF_DA TAIN3				USART2_ RX	SAI1_CLK 1				EXMC_D14			EVENTOUT
PD10				HPDF_CK OUT				USART2_ CK	SAI1_DAT 1				EXMC_D15		TLI_B3 ⁽⁵	EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD11	TIMER40_ CH1			TIMER7_ MCH3	I2C3_SM BA			USART2_ CTS	SAI1_DAT 2	OSPIM_ P0_IO0	SAI1_SD0		EXMC_A16/ EXMC_CLE			EVENTOUT
PD12	TIMER41_ CH1		TIMER3_C H0		I2C3_SC L	CAN2_RX ⁽	EDOUT_A	USART2_ RTS/USA RT2_DE		OSPIM_ P0_IO1	SAI1_FS0		EXMC_A17/ EXMC_ALE	DCI_D12		EVENTOUT
PD13	TIMER42_ CH1		TIMER3_C H1		I2C3_SD A	CAN2_TX ⁽⁴	EDOUT_B			OSPIM_ P0_IO3	SAI1_SCK 0		EXMC_A18	DCI_D13		EVENTOUT
PD14	TIMER43_ CH1		TIMER3_C H2			SPI3_IO2	EDOUT_Z		UART7_C TS				EXMC_D0			EVENTOUT
PD15	TIMER44_ CH1		TIMER3_C H3			SPI3_IO3			UART7_R TS/UART7 _DE				EXMC_D1			EVENTOUT

Table 2-11. Port E alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER3_E TI						UART7_R X		SAI1_MCL K0		EXMC_NB L0	DCI_D2	TLI_R0 ⁽⁵⁾	EVENTOUT
PE1									UART7_T X				EXMC_NB L1	DCI_D3	TLI_R6 ⁽⁵⁾	EVENTOUT
PE2	TRACECK		SAI0_CLK0			SPI3_SC K	SAI0_MCL K0		SAI2_MCL K0 ⁽¹⁾	OSPIM_ P0_IO2	SAI2_CLK0	ETH0_MII_ TXD3 ⁽⁶⁾	EXMC_A23			EVENTOUT
PE3	TRACED0				TIMER14_ BRKIN0		SAI0_SD1		SAI2_SD1				EXMC_A19	DCI_PIX CLK		EVENTOUT
PE4	TRACED1	TIMER0_ BRKIN1	SAI0_DAT1	HPDF_DAT AIN3	TIMER14_ MCH0	SPI3_NS S	SAI0_FS0		SAI2_FS0		SAI2_DAT1		EXMC_A20	DCI_D4	TLI_B0 ⁽⁵⁾	EVENTOUT
PE5	TRACED2		SAI0_CLK1	HPDF_CKI N3	TIMER14_ CH0	SPI3_MI SO	SAI0_SCK 0		SAI2_SCK 0 ⁽¹⁾		SAI2_CLK1		EXMC_A21	DCI_D6	TLI_G0 ⁽⁵⁾	EVENTOUT
PE6	TRACED3	TIMER0_ BRKIN2	SAI0_DAT0		TIMER14_ CH1	SPI3_MO SI	SAI0_SD0		SAI2_SD0	SAI2_DA T0	SAI1_MCL K1	CMP_MUX _OUT3	EXMC_A22	DCI_D7	TLI_G1 ⁽⁵⁾	EVENTOUT
PE7		TIMER0_ ETI		HPDF_DAT AIN2				UART6_R X			OSPIM_P0 _IO4		EXMC_D4			EVENTOUT
PE8		TIMER0_ MCH0		HPDF_CKI N2				UART6_T X			OSPIM_P0 _IO5		EXMC_D5	CMP1_O UT		EVENTOUT
PE9		TIMER0_ CH0		HPDF_CK OUT		SPI3_IO2		UART6_R TS/UART 6_DE			OSPIM_P0 _IO6		EXMC_D6			EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE10		TIMER0_ MCH1		HPDF_DAT AIN4		SPI3_IO3		UART6_C TS			OSPIM_P0 _IO7		EXMC_D7			EVENTOUT
PE11		TIMER0_ CH1		HPDF_CKI N4		SPI3_NS S					SAI1_SD1	OSPIM_P0 _CSN	EXMC_D8		TLI_G3 ⁽⁵⁾	EVENTOUT
PE12		TIMER0_ MCH2		HPDF_DAT AIN5		SPI3_SC K					SAI1_SCK 1		EXMC_D9	CMP0_O UT	TLI_B4 ⁽⁵⁾	EVENTOUT
PE13		TIMER0_ CH2		HPDF_CKI N5		SPI3_MI SO					SAI1_FS1		EXMC_D10	CMP1_O UT	TLI_DE ⁽⁵⁾	EVENTOUT
PE14		TIMER0_ CH3				SPI3_MO SI					SAI1_MCL K1		EXMC_D11		TLI_PIXC LK ⁽⁵⁾	EVENTOUT
PE15		TIMER0_ BRKIN0									TLI_HSYN C ⁽⁵⁾		EXMC_D12	CMP_MU X_OUT4	TLI_R7 ⁽⁵⁾	EVENTOUT

Table 2-12. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0					I2C1_SDA	USBHS0_ ULPI_D4				OSPIM_P 1_IO0			EXMC_A0	TIMER22_ CH0		EVENTOUT
PF1					I2C1_SCL	USBHS0_ ULPI_D5				OSPIM_P 1_IO1			EXMC_A1	TIMER22_ CH1		EVENTOUT
PF2					I2C1_SMB A	USBHS0_ ULPI_D6				OSPIM_P 1_IO2			EXMC_A2	TIMER22_ CH2		EVENTOUT
PF3										OSPIM_P 1_IO3			EXMC_A3	TIMER22_ CH3		EVENTOUT
PF4		TIMER0_ MCH1		TIMER7_ MCH1	USARTO_ TX		HPDF_DA TAIN2	USART2_ RTS/USA RT2_DE	UART3_R TS/UART3 _DE	OSPIM_P 1_SCK	SDIO1_D 0		EXMC_A4	TRIGSEL_ OUT1	TLI_PIX CLK ⁽⁵⁾	EVENTOUT
PF5		TIMER0_ MCH2,		TIMER7_ MCH2	USART0_ RX		HPDF_CKI N2		UART3_C TS		SDIO1_D 1		EXMC_A5	TRIGSEL_ OUT5	TLI_G7 ⁽	EVENTOUT
PF6		TIMER15_ CH0	CAN2_RX ⁽			SPI4_NSS	SAI0_SD1	UART6_R X	SAI2_SD1		OSPIM_P 0_IO3		EXMC_D2 4	TIMER22_ CH0		EVENTOUT
PF7		TIMER16_ CH0	CAN2_TX ⁽			SPI4_SCK	SAI0_MCL K1	UART6_T X	SAI2_MCL K1		OSPIM_P 0_IO2		EXMC_D2 5	TIMER22_ CH1		EVENTOUT
PF8		TIMER15_ MCH0				SPI4_MIS O	SAI0_SCK 1	UART6_R TS/UART6 _DE	SAI2_SCK 1		OSPIM_P 0_IO0		EXMC_D2 6	TIMER22_ CH2		EVENTOUT
PF9		TIMER16_ MCH0				SPI4_MO SI	SAI0_FS1	UART6_C TS	SAI2_FS1		OSPIM_P 0_IO1		EXMC_D2 7	TIMER22_ CH3		EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF10		TIMER15_ BRKIN0	SAI0_DAT 2							OSPIM_P 0_SCK	SAI2_DA T2			DCI_D11	TLI_DE(EVENTOUT
PF11						SPI4_MO SI					SAI1_SD 1		EXMC_SD NRAS			EVENTOUT
PF12													EXMC_A6		TIMER2 3_CH1	EVENTOUT
PF13				HPDF_DA TAIN6	I2C3_SMB A								EXMC_A7		TIMER2 3_CH2	EVENTOUT
PF14				HPDF_CKI N6	I2C3_SCL	SPI4_IO2							EXMC_A8		TIMER2 3_CH3	EVENTOUT
PF15					I2C3_SDA	SPI4_IO3							EXMC_A9			EVENTOUT

Table 2-13. Port G alternate functions summary


Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0					TIMER31_ CH0					OSPIM_P 1_IO4			EXMC_A1 0			EVENTOUT
PG1					TIMER31_ CH1				USBHS1_ ULPI_D3 ⁽²⁾	OSPIM_P 1_IO5			EXMC_A1 1			EVENTOUT
PG2		TIMER0_B RKIN1		TIMER7_B RKIN0	TIMER31_ CH2	SPI1_MISO			USBHS1_ ULPI_D4 ⁽²⁾			CMP_MU X_OUT5	EXMC_A1 2		TIMER23 _ETI	EVENTOUT
PG3				TIMER7_B RKIN2	TIMER31_ CH3	SPI1_MOSI /I2S1_SD			USBHS1_ ULPI_D5 ⁽²⁾			CMP_MU X_OUT6	EXMC_A1	TIMER22 _ETI		EVENTOUT
PG4		TIMER0_B RKIN2		TIMER7_B RKIN1	TIMER31_ ETI				USBHS1_ ULPI_D6 ⁽²⁾			CMP_MU X_OUT7	EXMC_A1 4			EVENTOUT
PG5		TIMER0_E TI			TIMER30_ CH0				USBHS1_ ULPI_D7 ⁽²⁾				EXMC_A1 5			EVENTOUT
PG6		TIMER16_ BRKIN0			TIMER30_ CH1		ETH1_MD C ⁽³⁾				OSPIM_P 0_CSN		EXMC_NE 2	DCI_D12	TLI_R7 ⁽⁵⁾	EVENTOUT
PG7		EXMC_D2 8			TIMER30_ CH2		SAI0_MCL K0	USART5_ CK					EXMC_INT	DCI_D13	TLI_PIXC LK ⁽⁵⁾	EVENTOUT
PG8				TIMER7_E TI	TIMER30_ CH3	SPI5_NSS/ I2S5_WS		USART5_ RTS/USA RT5_DE	INCHINE (EXMC_SD CLK		TLI_G7 ⁽⁵⁾	EVENTOUT
PG9		EXMC_D3	CAN2_T X ⁽⁴⁾	TIMER7_B RKIN1	TIMER30_ ETI	SPI0_MISO	ETH1_MII_ TX_CLK ⁽³⁾	USART5_ RX	RSPDIF_C H3	OSPIM_P 0_IO6	SAI1_FS1	SDIO1_D 0	EXMC_NE 1	DCI_VSY NC		EVENTOUT
PG10		EXMC_D3	CAN2_R X ⁽⁴⁾	OSPIM_P1 _IO6		SPI0_NSS/ I2S0_WS				TLI_G3 ⁽⁵⁾	SAI1_SD1	SDIO1_D 1	EXMC_NE 2	DCI_D2	TLI_B2 ⁽⁵⁾	EVENTOUT



Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG11			EXMC_ D29			SPI0_SCK/ I2S0_CK	ETH1_MII_ TX_EN ⁽³⁾ /E TH1_RMII _TX_EN ⁽³⁾		RSPDIF_C H0	OSPIM_P 1_IO7	SDIO1_D2	ETH0_MII _TX_EN ⁽⁶⁾ /ETH0_R MII_TX_E N		DCI_D3	TLI_B3 ⁽⁵⁾	EVENTOUT
PG12				OSPIM_P1 _CSN		SPI5_MISO		USART5_ RTS/USA RT5_DE	RSPDIF_C H1	TLI_B4 ⁽⁵⁾	SDIO1_D3	ETH0_MII _TXD1 ⁽⁶⁾ / ETH0_RM II_TXD1	EXMC_NE 3	TIMER22 _CH0	TLI_B1 ⁽⁵⁾	EVENTOUT
PG13	TRACED0					SPI5_SCK/ I2S5_CK	ETH1_MII_ TXD0 ⁽³⁾ /ET H1_RMII_ TXD0 ⁽³⁾	USART5_ CTS	TIMER44_ CH0		SDIO1_D6	ETH0_MII _TXD0 ⁽⁶⁾ / ETH0_RM II_TXD0	EXMC_A2	TIMER22 _CH1	TLI_R0 ⁽⁵⁾	EVENTOUT
PG14	TRACED1					SPI5_MOSI /I2S5_SD	ETH1_MII_ TXD1 ⁽³⁾ /ET H1_RMII_ TXD1 ⁽³⁾	USART5_ TX	TIMER44_ MCH0	OSPIM_P 0_IO7	SDIO1_D7	ETH0_MII _TXD1 ⁽⁶⁾ / ETH0_RM II_TXD1	EXMC_A2 5	TIMER22 _CH2	TLI_B0 ⁽⁵⁾	EVENTOUT
PG15							ETH1_MII_ TXD3 ⁽³⁾	USART5_ CTS	TIMER44_ BRKIN0				EXMC_SD NCAS	DCI_D13		EVENTOUT

Table 2-14. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
РН0																EVENTOUT
PH1																EVENTOUT
PH2								TIMER40_C H0	USBHS1_U LPI_STP ⁽²⁾	_	SAI1_SCK 1	ETH0_MI I_CRS ⁽⁶⁾	EXMC_SD CKE0		TLI_R0 ⁽	EVENTOUT
РН3									USBHS1_U LPI_DIR ⁽²⁾	OSPIM_P0 _IO5	SAI1_MCL K1	ETH0_MI I_COL ⁽⁶⁾	EXMC_SD NE0	TLI_G3(TLI_R1 ⁽	EVENTOUT
PH4					I2C1_SCL			TIMER40_B RKIN0	USBHS1_U LPI_NXT ⁽²⁾		USBHS0_U LPI_NXT		EXMC_NB L3		TLI_G4 ⁽	EVENTOUT
PH5					I2C1_SDA	SPI4_NS S		TIMER41_C H0	USBHS1_U LPI_CK ⁽²⁾				EXMC_SD NWE			EVENTOUT
PH6					I2C1_SMB A	SPI4_SC K	ETH1_MII_R XD2 ⁽³⁾	TIMER41_ MCH0	USBHS1_U LPI_D0 ⁽²⁾			ETH0_MI I_RXD2 ⁽⁶⁾	EXMC_SD NE1	DCI_D8		EVENTOUT
РН7				EDOUT_A	I2C2_SCL	SPI4_MI SO	ETH1_MII_R XD3 ⁽³⁾	TIMER41_B RKIN0	USBHS1_U LPI_D1 ⁽²⁾			ETH0_MI I_RXD3 ⁽⁶⁾	EXMC_SD CKE1	DCI_D9		EVENTOUT





Din Nama	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
Pin Name	AFU	АГІ	AFZ	AF3	АГ4	АГЭ	_		АГО	AF9	AFIU	AFII	AFIZ	AFIS	AF14	AFIS
PH8			TIMER4_ ETI	EDOUT_B	I2C2_SDA	SPI4_IO2	ETH1_MII_R XD0 ⁽³⁾ /ETH1 _RMII_RXD0	TIMER42_C	USBHS1_U LPI_D2 ⁽²⁾				EXMC_D16	DCI_HS YNC	TLI_R2 ⁽	EVENTOUT
PH9				EDOUT_Z	I2C2_SMB A	SPI4_IO3	ETH1_MII_R XD1 ⁽³⁾ /ETH1 _RMII_RXD1	TIMER42_	USBHS1_U LPI_D3 ⁽²⁾				EXMC_D17	DCI_D0	TLI_R3 ⁽	EVENTOUT
PH10			TIMER4_ CH0		I2C3_SMB A		ETH1_MII_R X_ER ⁽³⁾	TIMER42_B RKIN0	USBHS1_U LPI_D4 ⁽²⁾				EXMC_D18	DCI_D1	TLI_R4 ⁽	EVENTOUT
PH11			TIMER4_ CH1		I2C3_SCL		ETH1_MII_R X_DV ⁽³⁾ /ETH 1_RMII_CRS _DV ⁽³⁾	TIMER43_C	USBHS1_U LPI_D5 ⁽²⁾				EXMC_D19	DCI_D2	TLI_R5(EVENTOUT
PH12			TIMER4_ CH2		I2C3_SDA		ETH1_MII_R X_CLK ⁽³⁾ /ET H1_RMII_RE F_CLK ⁽³⁾	TIMER43_ MCH0	USBHS1_U LPI_D6 ⁽²⁾				EXMC_D20	DCI_D3	TLI_R6(EVENTOUT
PH13				TIMER7_M CH0			ETH1_MII_C OL ⁽³⁾	TIMER43_B RKIN0	UART3_TX	CAN0_TX			EXMC_D21		TLI_G2 ⁽	EVENTOUT
PH14				TIMER7_M CH1			ETH1_MDIO(UART3_RX	CAN0_RX			EXMC_D22	DCI_D4	TLI_G3 ⁽	EVENTOUT
PH15				TIMER7_M CH2			ETH1_MII_C RS ⁽³⁾						EXMC_D23	DCI_D1 1	TLI_G4 ⁽	EVENTOUT

Table 2-15. Port J alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PJ8		TIMER0_ MCH2		TIMER7_C H0		SPI4_IO2		USBHS1_ ULPI_STP ⁽	UART7_TX						TLI_G1 ⁽	EVENTOUT
PJ9		TIMER0_C H2		TIMER7_ MCH0		SPI4_IO3		USBHS1_ ULPI_DIR ⁽	UART7_RX						TLI_G2 ⁽	EVENTOUT
PJ10		TIMER0_ MCH1		TIMER7_C H1		SPI4_MOSI		USBHS1_ ULPI_NXT							TLI_G3(EVENTOUT
PJ11		TIMER0_C H1		TIMER7_ MCH1		SPI4_MISO		USBHS1_ ULPI_CK ⁽²⁾							TLI_G4 ⁽	EVENTOUT



Table 2-16. Port K alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
РК0		TIMER0_ MCH0		TIMER7_C H2		SPI4_SCK		USBHS1_ ULPI_D0 ⁽²⁾				CMP_MUX_ OUT8			TLI_G5 ⁽	EVENTOUT
PK1		TIMER0_C H0		TIMER7_ MCH2		SPI4_NSS		USBHS1_ ULPI_D1 ⁽²⁾				CMP_MUX_ OUT9			TLI_G6 ⁽	EVENTOUT
PK2		TIMER0_B RKIN0		TIMER7_B RKIN0				USBHS1_ ULPI_D2 ⁽²⁾			CMP_MU X_OUT10				TLI_G7 ⁽	EVENTOUT

Notes:

- (1) Functions are available on GD32H737Zx/Ix devices only.
- (2) Functions are available on GD32H737lx devices only.
- (3) Functions are available on GD32H737lxK6 devices only.
- (4) Functions are available on GD32H737xI/M devices only.
- (5) Functions are available on GD32H737xI/M devices only.
- (6) Functions are available on GD32H737lxK6 devices only.



3. Functional description

3.1. Arm[®] Cortex[®]-M7 core

The Arm® Cortex®-M7 processor is a highly efficient high-performance, embedded processor that features low interrupt latency, low-cost debug, and has backwards compatibility with existing Cortex-M profile processors. The processor has an in-order super-scalar pipeline that means many instructions can be dual-issued, including load/load and load/store instruction pairs because of multiple memory interfaces. The Cortex-M7 is a high-performance processor, which features a 6-stage superscalar pipeline with branch prediction and an optional FPU capable of single-precision and optionally double-precision operations. The instruction and data buses have been enlarged to 64-bit wide over the previous 32-bit buses.

The interfaces that the processor supports include:

- 64-bit AXI4 interface.
- 32-bit AHB master interface.
- 32-bit AHB slave interface.
- 64-bit instruction TCM interface.
- 2x32-bit data TCM interfaces.

The processor contains the following external interfaces:

- AHBP interface.
- AHBS interface.
- AHBD interface.
- External Private Peripheral Bus.
- ATB interfaces.
- TCM interface.
- Cross Trigger interface.
- MBIST interface.
- AXIM interface.

32-bit Arm® Cortex®-M7 processor core

- Up to 600 MHz operation frequency.
- Single-cycle multiplication and hardware divider.
- Integrated DSP instructions.
- 24-bit SysTick timer.

The Cortex®-M7 processor is based on the ARMv7-M architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations, DSP and floating point instructions. Some system peripherals listed below are also provided by Cortex®-M7:

Nested Vectored Interrupt Controller (NVIC).



- Flash Patch and Breakpoint (FPB).
- Data Watchpoint and Trace (DWT).
- Instrumentation Trace Macrocell (ITM).
- Embedded Trace Macrocell (ETM).
- JTAG or SWD Debug Port.
- Trace Port Interface Unit (TPIU).
- Memory Protection Unit (MPU).
- Floating Point Unit (FPU), double-precision.
- Load Store Unit (LSU).
- Data Processing Unit (DPU).
- Prefetch Unit (PFU).

3.2. On-chip memory

- Up to 3840KB of on-chip flash memory for instruction and data.
- Up to 512 KB of configurable SRAM for ITCM/DTCM/AXI SRAM.
- Up to 512 KB of on-chip SRAM (AXI SRAM).
- 4KB of backup SRAM.
- RAM ECC monitor for each Region.

The GD32H737xx has up to 3840KB of on-chip flash memory for instruction and data. The flash memory consists of 3840KB main flash organized into 960 sectors with 4KB and 64KB information block. Each sector can be erased individually.

The GD32H737xx series contain up to 512KB of on-chip SRAM (AXI SRAM), 4KB of backup SRAM and up to 512KB RAM shared by ITCM/DTCM/AXI SRAM. All of AHB SRAM support byte, half-word (16 bits), and word (32 bits) accesses. The on-chip SRAM (AXI SRAM) support byte, half-word (16 bits), word (32 bits) and double words (64 bits) accesses. SRAMO and SRAM1 can be accessed by almost all AHB masters. The backup SRAM (BKPSRAM) is implemented in the backup domain, which can keep its content even when the V_{DD} power supply is down.

<u>Table 2-2. GD32H737xx memory map</u> shows the memory map of the GD32H737xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 64 MHz factory-trimmed RC and external 4 to 50 MHz crystal oscillator.
- Internal 48 MHz RC oscillator.
- Low power internal 4 MHz RC oscillator.
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator.
- Integrated system clock PLL.
- 1.71 to 3.6V application supply and I/Os.
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage



detector (LVD).

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AXI, three AHB and four APB domains. The maximum frequency of the system clock can be up to 600 MHz. The maximum frequency of the three AHB domains are 300 MHz. The maximum frequency of the four APB domains including APB1 = APB3 = PAB4 is 150 MHz and APB2 is 300 MHz. See *Figure 2-6. GD32H737xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components except for the SW-DP controller and the Backup domain. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.53V and down to 1.48V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.71V to 3.6V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 1.71V to 3.6V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} range: 1.71V to 3.6V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

GD32H737xx supports four BOOT modes, including:

- USER BOOT
- SECURITY BOOT
- SYSTEM BOOT
- SRAM BOOT

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDR0/1 in Boot address, allowing to program any boot memory address from 0x0000 0000 to to 0x9000 0000.

The boot loader is located in non-user System memory. It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART1 (PA2 and PA3), USART2 (PB10 and PB11), USBHS0 (USBHS0_DP and USBHS0_DM) and SDIO0 (PC12, PD2, PB13, PC9, PC10 and PC11) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections.



3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt / event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 0.9V domain are off, and all of LPIRC4M, IRC64M, HXTAL and PLLs are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp event, LXTAL clock stuck, the LVD \ LVD \ OVD, CMP output, LPDTS wakeup, ENET wakeup, RTC wakeup, CAN wakeup, I2C wakeup, USART0 wakeup and USBHS wakeup. When exiting the deep-sleep mode, the IRC64M is selected as the system clock.

Standby mode

In standby mode, the whole 0.9V domain is power off, the LDO is shut down, and all of LPIRC4M, IRC64M, HXTAL and PLLs are disabled. The contents of SRAM and registers in 0.9V power domain are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, WKUP pins and LCKMD.

3.6. Electronic fuse (EFUSE)

- One-time programmable nonvolatile efuse storage cells organized as 32*32 bits.
- Double-bit redundant backup mechanism.
- All bits in the efuse cannot be rollback from 1 to 0.
- Each bit in efuse macro can only be programmed once, and software must avoid reprogramming.
- Voltage range for program: 1.71~1.98 V.
- Voltage range for read: 0.72~1.05 V.

The Efuse controller has efuse macro that store system parameters. As a non-volatile unit of storage, the bit of efuse macro cannot be restored to 0 once it is programmed to 1.

3.7. Trigger selection controller (TRIGSEL)

- Supports different optional trigger inputs.
- Trigger input source could be external input signal or output of peripheral.
- Trigger selection output could be for external output or peripheral.



The trigger selection controller (TRIGSEL) allows software to select the trigger input signal for various peripherals. TRIGSEL provides a flexible mechanism for a peripheral to select different trigger inputs. It's up to 4 trigger selection outputs could be selected for each peripheral. And every output could select from different trigger input signal.

3.8. General-purpose and alternate-function I/Os (GPIO and AFIO)

- Up to 135 fast GPIOs, all mappable on 16 external interrupt lines, each pin weak pull-up/pull-down function.
- Output push-pull/open drain enable control.
- Analog input/output configuration.
- Alternate function input/output configuration.

GD32H737xx is up to 135 general purpose I/O pins (GPIO), named PA0~PA10, PA13~PA15, PB0~PB15, PC0~PC15, PD0~PD15, PE0~PE15, PF0~PF15, PG0~PG15, PH0~PH15, PJ8~PJ11, PK0~PK3 for the device to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog mode.

3.9. CRC calculation unit (CRC)

- Supports 7/8/16/32 bit data input.
- For 7(8)/16/32 bit input data length, the calculation cycles are 1/2/4 AHB clock cycles.
- User configurable polynomial value and size.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. The CRC calculation unit can be used to calculate 7/8/16/32 bit CRC code within user configurable polynomial.

3.10. True random number generator (TRNG)

■ LFSR mode and NIST mode to generate random number (National Institute of Standards and Technology) mode to generate random number.



- About 40 periods of TRNG_CLK are needed between two consecutive random numbers in LFSR mode.
- 32-bit random numbers are generated each time in LFSR mode.
- TRNG NIST mode follows the NIST SP800-90B.
- Support health tests recommended by the NIST SP800-90B.
- 32-bit*4 or 32-bit*8 random numbers are generated each time in NIST mode.
- TRNG has the functions of startup and in-service self-check, associated with specific error flags.
- 128-bit random value seed is generated from analog noise.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise and it has been pre-certified NIST SP800-90B.

3.11. Cryptographic Acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode.
- AES supports 128bits-key, 192bits-key or 256 bits-key.
- Multiple modes are supported respectively in DES, TDES and AES, including Electronic codebook (ECB), Cipher block chaining (CBC), Counter mode (CTR), Galois / counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).
- DMA transfer for incoming and outgoing data is supported.

The cryptographic acceleration unit (CAU) is used to encipher and decipher data with DES, Triple-DES or AES (128, 192, or 256) algorithms. DES / TDES / AES algorithms with different key sizes are supported to perform data encryption and decryption in the CAU in multiple modes. The CAU is a 32-bit peripheral, DMA transfer is supported and data can be accessed in the input and output FIFO.

3.12. Hash Acceleration Unit (HAU)

- Federal Information Processing Standards Publication 180-4(FIPS PUB 180-4).
- Secure Hash Standard specifications (SHA-1, SHA-224, SHA-256).
- Internet Engineering Task Force Request for Comments number 1321 (IETF RFC 1321) specifications (MD5).
- High performance of computation of hash algorithms.
- Automatic data padding to fill the 512-bit message block for digest computation.
- DMA transfer is supported.
- Hash / HMAC process suspended mode.

The hash acceleration unit (HAU) is used for information security. The secure hash algorithm (SHA-1, SHA-224, SHA-256), the message-digest algorithm (MD5) and the keyed-hash message authentication code (HMAC) algorithm are supported for various applications. The



digest will be computed and the length is 160 / 224 / 256 / 128 bits for a message up to (264 - 1) bits computed by SHA-1, SHA-224, SHA-256 and MD5 algorithms respectively. In HMAC algorithm, SHA-1, SHA-224, SHA-256 or MD5 will be called twice as hash functions and authenticating messages can be produced.

3.13. Trigonometric Math Unit (TMU)

- 10 kinds of functions.
- The fixed point format is configurable.
- Programmable precision.
- CORDIC-algorithm core: circular system and hyperbolic system, rotation pattern and vectoring pattern.

The Trigonometric Math Unit (TMU) is a fully configurable block that execute common trigonometric and arithmetic operations. It can be used to calculate total 10 kinds of functions. The input/output data meet q1.31 or q1.15 fixed point format.

3.14. Direct memory access controller (DMA)

- Two AHB master interface for transferring data, and one AHB slave interface for programming DMA.
- 16 channels (8 for DMA0 and 8 for DMA1) and each channel are configurable.
- Support independent single, 4, 8, 16-beat incrementing burst memory and peripheral transfer.
- Support independent 8, 16, 32-bit memory and peripheral transfer.
- Peripherals supported: Timers, ADC, HPDF, SPI, I2C, USART, UART, DAC, I2S, RSPDIF, SAI, CAU, HAU, FAC, TMU, CAN and DCI.

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Two AHB master interfaces and eight four-word depth 32-bit width FIFOs are presented in each DMA controller, which achieves a high DMA transmission performance. There are 16 independent channels in the DMA controller (8 for DMA0 and 8 for DMA1). Each channel is assigned a specific or multiple target peripheral devices for memory access request management. Two arbiters respectively for memory and peripheral are implemented inside to handle the priority among DMA requests.

3.15. Master direct memory access controller (MDMA)

■ 16 channels, each channel supports software triggering and requests can be selected



among any request source.

- Support independent single, 2, 4, 8, 16, 32, 64, 128-beat incrementing burst source and destination transfer.
- Support three transfer modes:
 - Read from memory and write to memory (software triggered).
 - Read from peripheral and write to memory (or memory mapped peripherals).
 - Read from memory (or memory mapped peripherals) and write to peripheral.
- Automatic pack / unpack of data to optimize bandwidth when the data width of the source and destination are different.
- 34 hardware trigger sources, all channels can be connected to any hardware trigger source.
- Two FIFOs of 16 double word depth to maximize data bandwidth and bus utilization.

The master direct memory access (MDMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the MCU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data. MDMA can be used in combination with a DMA controller (DMA0 or DMA1) to provide up to 16 channels. Each channel request can be selected among any request source. The built-in arbiter is used to handle priority among MDMA requests.

3.16. DMA request multiplexer (DMAMUX)

- 16 channels for DMAMUX request multiplexer.
- 8 channels for DMAMUX request generator.
- Support 36 trigger inputs and 29 synchronization inputs.

DMAMUX is a transmission scheduler for DMA requests. The DMAMUX request multiplexer is used for routing a DMA request line between the peripherals / generated DMA request (from the DMAMUX request generator) and the DMA controller. Each DMAMUX request multiplexer channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. The DMA request is pending until it is served by the DMA controller which generates a DMA acknowledge signal (the DMA request signal is de-asserted).

3.17. Analog to digital converter (ADC)

- 14-bit ADC0 and ADC1 conversion rate is up to 4 MSPS.
- 12-bit ADC2 conversion rate is up to 5.3 MSPS.
- 14-bit, 12-bit, 10-bit, 8-bit configurable resolution for ADC0 and ADC1.
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution for ADC2.
- In ADC0 and ADC1, Oversampling ratio arbitrarily adjustable from 2x to 1024X.
- ADC2, Oversampling ratio arbitrarily adjustable from 2x to 256X.



- ADC0 and ADC1 supply requirements: 1.8V to 3.6V, and typical power supply voltage is 3.3V, ADC2 supply requirements: 1.71V to 3.6V, typical power supply voltage is 3.3V.
- ADC input voltage range: V_{REFN} ≤V_{IN} ≤V_{REFP}.
- Temperature sensor.
- Start-of-conversion can be initiated by software or TRIGSEL.

A 12 / 14-bit successive approximation analog-to-digital converter module (ADC) is integrated on the MCU chip. ADC0 has 20 external channels, 1 internal channel (DAC_OUT0 channel), ADC1 has 18 external channels, 3 internal channels (the battery voltage, V_{REFINT} inputs channel and DAC_OUT1 channel), ADC2 has 17 external channels, 4 internal channels (the battery voltage, V_{REFINT} inputs channel, tempeture sensor and high-precision tempeture sensor). After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit(LSB) alignment or the most significant(MSB) bit alignment (ADC0 / 1 are 32-bit data register, ADC2 is 16-bit data register). An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU.

3.18. Digital to analog converter (DAC)

- 8-bit or 12-bit resolution. Left or right data alignment.
- DMA capability for each channel.
- Conversion update synchronously.
- Conversion trigged by external triggers.
- Input voltage reference, VREFP.
- Output buffer calibration.
- Using sample and keep mode to reduce the power consumption.
- Noise wave generation (LFSR noise mode and Triangle noise mode).
- Two DAC channels in concurrent mode.

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be set to 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability, and DAC output buffer can be calibrated to improve output accuracy. The sample and keep mode can reduce the power consumption of DAC.

3.19. Real time clock (RTC) and backup registers

- Support calendar function, which can support year, month, date, day, hours, minutes, seconds and subseconds (date is the day of week and day is the day of month).
- Daylight saving compensation supported, which is realized through software.
- External high-accurate low frequency (50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function.



- Atomic clock adjust (max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function.
- Sub-second adjustment by shift function.

The RTC provides a time which includes hour/minute/second/sub-second and a calendar includes year/month/day/week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time.

The RTC is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.20. Timers and PWM generation

- Two 16-bit Advanced timer (TIMER0 & TIMER7), four16-bit General-L0 timers (TIMER2, TIMER3, TIMER30, TIMER31), four 32-bit General-L0 timers (TIMER1, TIMER4, TIMER22, TIMER23), six 16-bit General-L3 timers (TIMER14, TIMER40, TIMER41, TIMER42, TIMER43, TIMER44), two16-bit General-L4 timers (TIMER15, TIMER16), two 32-bit Basic timer (TIMER5 & TIMER6) and two 64-bit Basic timer (TIMER50 & TIMER51).
- Up to 70 independent channels of PWM, output compare or input capture for each general timer and external trigger input.
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match.
- Encoder interface controller with two inputs using quadrature decoder and nonquadrature decoder mode.
- 24-bit SysTick timer down counter.
- 2 watchdog timers (free watchdog timer and window watchdog timer).

The advanced timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 8 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general level 0 timer, can be used for a variety of purposes including general timer, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1/4/22/23 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2/3/30/31 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. The general level 0 timer also supports an encoder interface with two inputs using quadrature decoder mode and non-quadrature decoder mode.



The general level3 timer module (TIMER14/40/41/42/43/44) is a three-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level3 timer has a 16-bit counter that can be used as an unsigned counter.

The general level4 timer module (TIMER15/16) is a two-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The general level4 timer has a 16-bit counter that can be used as an unsigned counter.

The basic timer module(TIMER5/6/50/51) has a 32-bit or 64-bit counter that can be used as an unsigned counter. The basic timer can be configured to generate a DMA request and a TRGO0 to connect to DAC.

The GD32H737xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter.
- Auto reload capability.
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source.

3.21. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Programmable baud-rate generator allowing speed up to 37.5 MBits/s when the clock frequency is 300 MHz and oversampling is by 8.
- Supports both asynchronous and clocked synchronous serial communication modes.
- IrDA SIR encoder and decoder support.
- LIN break generation and detection.
- ISO 7816-3 compliant smart card interface.

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4, UART6,



UART7) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver.

3.22. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus).
- Provide arbitration function, optional PEC (packet error checking) generation and checking.
- Supports 7-bit and 10-bit addressing mode and general call addressing mode.
- SMBus 3.0 and PMBus 1.3 compatible.
- Wakeup from sleep mode and Deep-sleep mode on I2C address match.

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL. The I2C interface implements standard I2C protocol with standard mode (up to 100KHz), fast mode (up to 400KHz) and fast mode plus (up to 1MHz) as well as CRC calculation and checking, SMBus (system management bus), and PMBus (power management bus).

3.23. Serial peripheral interface (SPI)

- Master or slave operation with full-duplex, half-duplex or simplex mode.
- Separate transmit and receive 32-bit FIFO.
- Data frame size can be 4 to 32 bits.
- Hardware CRC calculation, transmission and checking.
- SPI TI mode supported.
- Multi-master or multi-slave mode function.
- Protect configurations and settings.
- Adjustable main device receiver sampling time.
- Configurable FIFO thresholds (data packing).
- Quad-SPI configuration available in master mode (in SPI3 / 4).

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI3 and SPI4.



3.24. Inter-IC sound (I2S)

- Master or slave operation for transmission/reception.
- Four I2S standards supported: Phillips, MSB justified, LSB justified and PCM standard.
- Data length can be 16 bits, 24 bits or 32 bits.
- Channel length can be 16 bits or 32 bits.
- Bit order can be LSB or MSB.
- Error signals improve reliability: underrun, overrun, and frame errors.
- Transmission and reception use a 32 bits wide buffer.
- Audio sample frequency can be 8 kHz to 192 kHz using I2S clock divider.
- Programmable idle state clock polarity.
- Separate transmit and receive 32-bit FIFO.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32H737xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

3.25. OSPI I/O manager(OSPIM)

- Supports two OSPI (single-line, two-lines, four-lines, eight-lines) interfaces.
- Support two ports for pin assignment.
- Fully programmable IO matrix, can assign pins according to function.

OSPIM supports OSPI pin assignment with full matrix.

3.26. Octal-SPI interface(OSPI)

- Three functional modes: indirect mode, status polling mode, memory-mapped mode.
- Support read in memory-mapped mode.
- Support single, dual, quad and octal communication.
- Fully programmable command format for both indirect and memory-mapped mode.
- Integrated FIFO for transmission/reception.
- 8, 16 and 32-bits data access.
- DMA channel for indirect mode.

The OSPI is a specialized interface that communicate with external memories. The interface support single, dual, quad and octal SPI flash (PSRAMS, NAND, NOR Flash, etc).

3.27. Clock phase delay module (CPDM)

■ Supports the input clock frequency ranges: 25 MHz ~ 208MHz.



Supports up to 12 oversampling phases.

The Clock Phase Delay Module (CPDM) is used to delay the phase of the input clock and then output the clock. When used, the application needs to first program the phase of the output clock, and then use the output clock in other peripherals to receive data.

Phase delay is related to voltage and temperature and may require reconfiguration of the application and redetermination of the phase relationship between the output clock and the received data as parameters change.

3.28. Digital camera interface (DCI)

- Digital video/picture capture.
- 8/10/12/14 data width supported.
- High transfer efficiency with DMA interface.
- Video/picture crop supported.
- Various pixel digital encoding formats supported including YCbCr422 / RGB565 / YUV420 / Bayer.
- Hard/embedded synchronous signals supported.
- Support for CCIR656 video interface as well as traditional sensor interface.

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

DCI supports various color space such as YUV/RGB, as well as compression format such as JPEG. Support CCIR656 video decoder formats and perform additional processing of the image.

3.29. TFT LCD interface (TLI)

- Supports up to 24 bits data output per pixel.
- Supports up to 2048 x 2048 resolution.
- Support various pixel formats: ARGB8888, RGB888, RGB565, etc.
- Support CLUT (Color Look-Up-Table) and Color-Keying format.

The TFT LCD interface provides a parallel digital RGB (Red, Green and Blue) and signals for horizontal, vertical synchronization, pixel clock and data enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.



3.30. Receiver of Sony/Philips Digital Interface (RSPDIF)

- Supports audio IEC-60958 and IEC-61937.
- Up to 4 inputs available.
- Supports maximum symbol rate: 12.288 MHz.
- Supports stereo stream from 8 to 192 kHz.
- Supports automatic symbol rate detection.
- Genrate symbol clock.
- Check the parity bit of the received data.
- Support multiple data processing methods, which can process audio data and user channel information separately or together.
- Supports using DMA communication to receive audio data and user channel information respectively.

The receiver of Sony/Philips Digital Interface (RSPDIF) module provides the function of receiving and decoding RSPDIF audio data streams.

3.31. Serial Audio Interface (SAI)

- Two independent audio sub-blocks.
- Each audio sub-block can be configured as any of the master/slave and transmitter/receiver combination with 8-word FIFO.
- Local clock divider logic to satisfy the various audio sampling rates.
- Flexible audio protocol configuration such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM.
- PDM interface, supporting up to 3 microphone pairs.
- Mono/Stereo audio capability with mute option.
- Frame Synchronization configuration (active level, active length and offset).
- Each audio frame contains up to 16 configurable slots.
- Slot length is flexible, and can be configured as active or inactive.
- Each slot can hold a data of size 8-, 10-, 16-, 20-, 24-, and 32-bits with configurable first bit offset, and configurable LSB or MSB data transfer.
- Two independent DMA interface for each audio sub-block. Support slave mode with a frequency up to 4MHz.

The Serial Audio Interface (SAI) is designed to target a wide range of commonly used audio protocols, both in mono and stereo modes, such as I2S, PCM/DSP, AC'97, LSB or MSB-justified and TDM. SPDIF output is offered when the audio block is configured as a transmitter. The SAI can be configured to any of the master/slave and transmitter/receiver combination, full/half-duplex operating mode depends on synchronous/asynchronous configuration of the audio sub-blocks.



3.32. Image processing accelerator (IPA)

- Copy one source image to the destination image.
- Convert one source image to the destination image with specific pixel format.
- Convert and blend two source images to the destination image with specific pixel format.
- Fill up the destination image with a specific color.

The IPA provides a configurable and flexible image format conversion from one or two source image to the destination image. Sixteen pixel formats for foreground from 4-bit up to 32-bit per pixel, eleven pixel formats for background from 4-bit up to 32-bit per pixel, and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256*32 bits LUTs (Look-Up Table) separately for the two source images are implemented for the indirect pixel formats.

3.33. Secure digital input and output card interface (SDIO)

- **e•MMC:** Support for embedded Multimedia Card System Specification Version 4.51 (and previous versions) Card and five different data bus modes: 1-bit (default), 4-bit (SDR/DDR) and 8-bit(SDR/DDR).
- SD Card: Full support for SD Memory Card Specifications Version 3.0.
- **SD I/O:** Full support for SD I/O Card Specification Version 3.0 card and three different data bus modes: 1-bit (default) and 4-bit (SDR/DDR).
- 104MHz data transfer frequency and 8-bit data transfer mode.
- Support DDR and max clock frequency is 50Mhz.

The secure digital input/output interface (SDIO) defines the SD, SD I/O and embedded MultiMediaCard (e•MMC) host interface, which provides command/data transfer between the AHB system bus and SD memory cards, SD I/O cards and e•MMC.

3.34. Management data input/output (MDIO)

- Support slave mode with a frequency up to 4MHz.
- Support CFP/CFP2 MSA Management Interface Specification.

The MDIO interface can receive complete MDIO frames. As long as the data is written to the register before receiving the turnaround bits (TA) of the read or post read increment address frame, the MDIO interface can transmit complete MDIO frames. Interrupts are generated at the end of every complete frame, which can be used or provided at correct time. Interrupts can also be generated after every valid PHYADR and DEVADD, which allows more complex controls within frames.



3.35. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM, NOR-Flash, 8/16-bit NAND Flash and Synchronous DRAM(SDRAM).
- Embedded ECC hardware for NAND Flash access.
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address.
- SDRAM Memory size: 4x16Mx32bit (256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB).

The external memory controller EXMC, is used as a translator for CPU to access a variety of external memory, it automatically converts AXI memory access protocol into a specific memory access protocol defined in the configuration register, such as SRAM, ROM, NOR Flash, PSRAM, NAND Flash and SDRAM. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.36. VREF

- Stable voltage, and product calibrated.
- Connects to VREFP pin to source off-chip circuits.
- 1.5V, 1.8V, 2.048V or 2.5V configurable reference voltage output.

A precision internal reference circuit is inside. The internal voltage reference unit is used to provide voltage reference for ADC / DAC, or used by off-chip circuit connecting to VREFP pin.

3.37. Low power digital temperature sensor (LPDTS)

- The trigger source of measurement can be set to software or hardware.
- Programmable sampling time.
- Temperature window watchdog.
- The interrupt can be generated when the temperature is below a low threshold or above a high threshold and at the end of measurement.
- The generation of asynchronous wakeup signal in LXTAL mode indicates that the measurement result is higher or lower than the specified threshold.

Low power digital tempearature sensor(LPDTS) is used to transmit square wave, which is converted by temperature and the frequency is proportional to the absolute temperature. The frequency measurement is based on the PCLK or the LXTAL clock.



3.38. Encoder Divided-Output controller (EDOUT)

- Support for changing the activation polarity of B.
- Support configuration of Z-phase output location and pulse width.
- Number of edges per rotation: 16 to 65536 (must be the multiple of four).
- Support for the input of update period event signals from the TRIGSEL.

The encoder divided-output controller (EDOUT) is used to output location information obtained from the encoder in the form of A-phase, B-phase, and Z-phase pulses.

3.39. Controller area network (CAN)

- Supports CAN protocol version 2.0A/B.
- Compliant with the ISO 11898-1:2015 standard.
- Supports CAN classical frame with up to 8 data bytes, baudrate up to 1 Mbit/s.
- Supports time stamp based on 16-bit free running counter.
- Maskable interrupts.
- Supports four communication mode: normal mode, Inactive mode, Loopback and silent mode, and Monitor mode.
- Supports two power saving modes: CAN_Deepsleep mode, and CAN_sleep mode.
- Support two wakeup methods for waking up from Pretended Networking mode: wakeup matching event, and wakup timeout event.
- Global network time, synchronized by a specific message.

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer. The CAN interface supports the CAN 2.0A/B protocol and ISO 11898-1:2015 specification.

The CAN module is a CAN Protocol controller with a very flexible mailbox system for transmitting and receiving CAN frames. The mailbox system consists of a set of mailboxes that store configuration and control data, timestamp, message ID, and data. The space of up to 32 mailboxes can also be configured as Rx FIFO with ID filtering against up to 104 extended IDs or 208 standard IDs or 416 partial 8-bit IDs, and configure receive FIFO/mailbox private filter register for up to 32 ID filter table elements.

3.40. Ethernet (ENET)

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN.
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM.
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588.

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media



independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 16 with 25 MHz output and RMII up to 7 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.41. Comparator (CMP)

- Rail-to-rail comparators.
- Configurable hysteresis.
- Configurable speed and consumption.
- Each comparator has configurable analog input source.
- Outputs with blanking source.
- Outputs to I/O.
- Outputs to timers for capture.
- Outputs to EXTI and NVIC.

The general purpose comparators, CMP0 and CMP1, can work either standalone (all terminal are available on I/Os) or together with the timers. It could be used to wake up the MCU from low-power mode by an analog signal, provide a trigger source when an analog signal is in a certain condition, achieves some current control by working together with a PWM output of a timer and the DAC. It blanking function can be used for false overcurrent detection in motor control applications.

3.42. High-Performance Digital Filter (HPDF)

- 8 multiplex digital serial input channels.
 - configurable SPI and Manchester interfaces.
- 8 internal digital parallel input channels.
 - input with up to 16-bit resolution.
 - internal source: ADC data or memory (CPU/DMA write) data stream.
- Configurable Sinc filter and integrator.
 - the order and oversampling rate (decimation rate) of Sinc filter can be configured.
 - sampling rate of configurable integrator.
- Threshold monitor function.
 - independent Sinc filter, configurable order and oversampling rate (decimation rate).
 - configurable data input source: serial channel input data or HPDF output data.
- Malfunction monitor function.
 - A counter with 8 bits is used to monitor the continuous 0 or 1 in the serial channel input data stream.
- Extreme monitor function.
 - store minimum and maximum values of output data values of HPDF.
- Up to 24-bit output data resolution.
- Clock signal can be provided to external sigma delta modulator.
 - provide configurable clock signal by the CKOUT pin.



HPDF output data is in signed format.

A high performance digital filter module (HPDF) for external sigma delta (Σ - Δ) modulator is integrated in GD32H737xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be filtered. In addition, HPDF also supports the parallel data stream input, which can be selected from internal ADC peripherals or from MCU memory.

3.43. Real-time decryption (RTDEC)

- Software configurable encrypted areas up to 4.
- Granularity is 4096 bytes in RTDEC programmed areas.
- Every area can be configured the independent 128-bits key, 16-bits area firmware version, and 64-bits application-defined nonce.
- Confidentiality and completeness protection for encryption keys.
 - 128-bits key registers are write-only, with software locking mechanism.
 - 8-bits CRC is calculated automatically by hardware, and it's used as the public key information.
- The real-time decryption when OSPI memory-mapped read operations.
 - Use of AES-128 in CTR mode.
 - Support key stream FIFO with depth 4.
 - Support various read size.
 - Decryption / encryption with physical address of the reads.
- Support for GD32 OSPI pre-fetching mechanism.

The real-time decryption (RTDEC) allows to decrypt in real-time according to information of the read request address. RTDEC can configure four independent and different encrypted areas. And each area has the option of execute-only or execute-never enforcement to choose.

For real-time performance, RTDEC uses the counter (CTR) mode of AES-128. Since RTDEC using AES in counter mode, the whole area has to be re-encrypted with an updated cryptographic context (key or initialization vector) when the data or code of one encrypted area is changed. This feature makes RTDEC only suitable for decrypting read-only content, like that stored in external flash.

3.44. Filter arithmetic accelerator (FAC)

- Fixed or float multiplier and accumulator.
- 256 x 32-bit local memory.
- 16-bit fixed-point or 32-bit float point input and output.
- Up to three buffers, two input buffers and one output buffer.
- Buffer can be circular.
- FIR and IIR can be realized.



- Vector functions support convolution, Dot product, correlation functions.
- Data can be read and written through DMA.

The filter arithmetic accelerator unit consist of multiplier, accumulator and address generation logic, so as to index vector elements stored in local memory. Circular buffering is valid for both input and output, which allows to realize finite impulse response (FIR) filters and infinite impulse response (IIR) filters. The unit support CPU to be free from frequent or lengthy filtering operations, compared with software implementation, it can accelerate calculations and the processing speed of time critical tasks.

3.45. Hardware semaphore (HWSEM)

- 32 semaphores.
- An interrupt is generated when a semaphore is unlocked.
- Semaphore is unlocked only when MID[3:0] and PID[7:0] are matched.

Hardware semaphore (HWSEM) provides a non-blocking mechanism to ensure the synchronous of processes. HWSEM realizes 32 semaphores in an atomic way, supporting semaphore write lock and read lock, and semaphore can only be unlocked when bus master and process are matched

3.46. Universal serial bus high-speed interface (USBHS)

- Supports USB 2.0 Host mode at High-Speed(480Mb/s), Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s).
- Supports USB 2.0 device mode at High-Speed(480Mb/s) or Full-Speed(12Mb/s).
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol).

USB High-Speed (USBHS) controller provides a USB-connection solution for portable devices. USBHS supports both host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBHS contains an embedded USB PHY internal which can be configured as High-Speed or Full-Speed. USBHS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system. For Full-Speed operation, battery charging detection (BCD), attach detection protocol (ADP), and link power management (LPM) are also supported.

3.47. Debug mode

JTAG and SWD Debug Port.

The GD32H737xx series provide a large variety of debug, trace and test features. They are



implemented with a standard configuration of the Arm® CoreSight™ module together with a daisy chained standard TAP controller. Debug and trace functions are integrated into the ARM® Cortex®-M7. The debug system supports serial wire debug (SWD) and trace functions in addition to standard JTAG debug.

3.48. Package and operation temperature

- BGA176\LQFP176 (GD32H737Ix), LQFP144 (GD32H737Zx) and LQFP100 (GD32H737Vx).
- Operation temperature range: -40°C to +85°C (industrial level).



4. Electrical characteristics

To better understand this chapter, read the following before moving on to the rest of this chapter.

- A + or no sign before the current value indicates that the current is output from the MCU.
- A before the current value indicates that the current is input to the MCU.
- T_A (Ambient temperature) tested condition.
- T_J (Junction temperature) tested condition.
- Value guaranteed by design, not 100% tested in production indicates that the value is derived from simulation of IC designers.
- Value guaranteed by characterization, not 100% tested in production indicates that the value is derived from random test.
- Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_J = 25 °C.
- The devices will be damaged or work abnormally if the electrical parameters beyond the range of maximum and minimum values.

See the following table for some abbreviation terms and their descriptions in this chapter.

Table 4-1. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
APB	Advanced Peripheral Bus
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DMA	Direct Memory Access
GPIO	General Purpose Input/Output
JTAG	Joint Test Action Group
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
USB	Universal Serial Bus
SPI	Serial Peripheral Interface
RMII	Reduced Media Independent Interface

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.



Table 4-2. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V _{DD}	External voltage range ⁽²⁾	Vss - 0.3	Vss + 3.6	V
V _{DDA}	External analog supply voltage ⁽³⁾	Vssa - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
V _{DD50USB}	V _{DD50USB} supply voltage	Vss - 0.3	Vss + 5.6	V
V	Input voltage on 5VT I/O(5)	Vss - 0.3	V _{DD} +3.6	V
V _{IN}	Input voltage on other I/O	Vss - 0.3	Vss +3.6	V
AV _{DDX}	Variations between different V _{DD} power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	
Σlio	Maximum current sunk/sourced by all GPIO pin	_	120	A
I _{DD}	Maximum current into each VDD pin	_	120	mA
Iss	Maximum current into each Vss pin	_	120	
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85 °C of BGA176	_	1194	
Б	Power dissipation at T _A = 85 °C of LQFP176	_	798	\^/
P _D	Power dissipation at T _A = 85 °C of LQFP144	_	847	mW
	Power dissipation at T _A = 85 °C of LQFP100	_	836	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

- (1) Value guaranteed by design, not 100% tested in production.
- (2) All main power and ground pins should be connected to an external power source within the allowable range.
- (3) It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.
- (4) The device junction temperature must be kept below maximum T_J. More information could be found in **AN166 Design Guide for Thermal Characteristics of GD32H7xx series**.
- (5) V_{IN} maximum value cannot exceed 5.5 V.

4.2. Recommended DC characteristics


Table 4-3. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage	_	1.71	3.3	3.6	V
V _{DDLDO}	Supply voltage for the internal	V _{DDLDO} ≤ V _{DD}	1.71		3.6	V
V DDLDO	regular	V DDLDO 🗷 V DD	1.7 1	_	3.0	V
V _{DDSMPS}	Supply voltage for the interal	VDDSMPS = VDD	1.71		3.6	V
V DDSMPS	SMPS Step-down converter	VDDSMPS - VDD	1.71		5.0	V
		USB regulator ON	4.0	5.0	5.5	V
V _{DD50USB}	_	USB regulator OFF		V _{DD33USB}	_	V
\/	Standard operating voltage, USB	USB used	3.0	_	3.6	V
V _{DD33USB}	domain	USB not used	0	_	3.6	V
V_{DDA}	Analog supply voltage	Same as V _{DD}	1.71	3.3	3.6	V
V_{BAT}	Battery supply voltage	_	1.71	_	3.6	V



(1) Value guaranteed by characterization, not 100% tested in production.

Figure 4-1. Recommended power supply decoupling capacitors (1)(2)(3)



- (1) The VREFP and VREFN pins are only available on no less than 100-pin packages, or else the VREFP and VREFN pins are not available and internally connected to VDDA and VSSA pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.
- (3) When voltage regulator is enabled the two 2.2 μ F Vcore capacitors are required , if bypassing the voltage regulator ,two 100 nF decoupling capacitors are required.

Table 4-4. Vcore operating conditions⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions
C _{EXT}	Capacitance of external capacitor	2.2 μF
ESR	ESR of external capacitor	< 100 mΩ

- (1) When bypassing the voltage regulator, the two 2.2 μ F V_{CORE} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.
- (2) This value corresponds to C_{EXT} typical value. A variation of +/-20% is tolerated.
- (3) If a third V_{CORE} pin is available on the package, it must be connected to the other V_{CORE} pins but no additional capacitor is required.

Table 4-5. Clock frequency(1)(2)

Symbol	Parameter	Conditions	Min	Max	Unit
f		Supply voltage < 3.6V	_	600	MHz
tcpu core clock	core clock frequency	Supply voltage < 2.3V	_	400	IVIITZ



f	AHB clock frequency	Supply voltage < 3.6V	_	300	
f _{АНВ}		Supply voltage < 2.3V	_	200	
f _{APB1}	APB1 clock frequency	_	_	150 ⁽²⁾	
f _{APB2}	APB2 clock frequency	_	_	300(2)	
f _{APB3}	APB3 clock frequency	_	_	150 ⁽²⁾	
f _{APB4}	APB4 clock frequency	_	_	150 ⁽²⁾	

- (1) Value guaranteed by design, not 100% tested in production.
- (2) APBx clocks are divided from AHB clock.

Table 4-6. TCM interface frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f _{TWW}	TCM without wait	_	_	350	MHz

(1) Value guaranteed by design, not 100% tested in production.

Table 4-7. Operating conditions at Power up / Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate		0	∞	
t _{VDD}	V _{DD} fall time rate	_	100	8	
	V _{DDA} rise time rate	_	0	8	µs/V
t∨dda	V _{DDA} fall time rate		100	8	
t _{VDD(USB)}	V _{DD(USB)} rise time rate		0	∞	
	V _{DD(USB)} fall time rate	_	100	8	

(1) Value guaranteed by design, not 100% tested in production.


Table 4-8. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	408.6	ns
t _{Deep-sleep}	Wakeup from Deep-sleep mode	5.1	
tStandby	Wakeup from Standby mode	543.5	μs

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: V_{DD} = V_{DDA} = 3.3 V, IRC64M = System clock = 64 MHz, and SMPS supply Ido power mode is used.


4.3. SMPS step-down converter

Figure 4-2. External components for SMPS step-down converter



Direct SMPS supply





External SMPS supply, LDO supplied by SMPS

Table 4-9. Characteristics of SMPS step-down converter external components

Symbol	Parameter	Conditions
	Capacitance of external capacitor on	4.7 uE
Cin	V _{DDSMPS}	4.7 μF
	ESR of external capacitor	100 mΩ
	Capacitance of external capacitor on	220 pF
C _{filt}	V _{LXSMPS} pin	220 pF
Rfilt	Resistor of external capacitor on V _{LXSMPS} pin	50 Ω
	Capacitance of external capacitor on	10 uE
C _{OUT}	V _{FBSMPS} pin	10 μF
	ESR of external capacitor	20 mΩ
	Inductance of external Inductor on V _{LXSMPS}	2 2⊔
L	pin	2.2 µH
	Serial DC resistor	150 mΩ
l	DC current at which the inductance drops	1.7 A
I _{SAT}	30% from its value without current	1.7 A
	Average current for a 40 °C rise: rated	
I _{RMS}	current for which the temperature of the	1.4 A
	inductor is raised 40 °C by DC current	

Table 4-10. SMPS step-down converter characteristics for external usage

Symbol	Conditions	Min	Тур	Max	Unit	
(1)	V _{OUT} = 1.8 V	2.3	_	3.6	V	
V _{DDSMPS} ⁽¹⁾	V _{OUT} = 2.5 V	3	_	3.6	V	
V(2)	1 =600 mA	_	1.8	_	V	
V _{ОUТ} ⁽²⁾	I _{out} =600 mA	_	2.5	_	V	
. (3)	internal and external usage	_	_	600	mA	
lоит ⁽³⁾	External usage only	_	_	600		
R _{DS(ON)} ⁽³⁾	_	_	110	_	mΩ	
I _{DDSMPS_Q} (4)	Quiescent current	_	450	_	μA	
T _{SMPS_START} (3)	Vout = 1.8 V/2.5 V	_	100	_	μS	
Inrush ⁽³⁾	V _{OUT} = 0.9/1.8/2.5V, POR, Wake from Standby	_	850	_	mA	

- (1) The switching frequency is 2 MHz \pm 10%
- (2) Including line transient and load transient.
- (3) Value guaranteed by characterization, not 100% tested in production.




(4) Value guaranteed by design, not 100% tested in production.

4.4. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-11. Power consumption characteristics(1)(2)(3)(4)

Symbol	Parameter	Conditions	Typ LDO regulator	Typ SMPS ON	Max	Unit
		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in ITCM	161	55.3	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in Flash and cache on	151	52.3	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals enabled, code run in Flash and cache off	151	52.3	_	mA
	Supply current (Run mode)	V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals disabled, code run in ITCM	47.5	19.1	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals disabled, code run in Flash and cache on	52.4	20.7	_	mA
I _{DD} +I _{DDA}		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals disabled, code run in Flash and cache off	52.3	20.7	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in ITCM	110	39.6	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in Flash and cache on	103	37.8	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 400 MHz, All peripherals enabled, code run in Flash and cache off	103	37.8	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 400 MHz, All peripherals disabled, code run in ITCM	36.5	15.1	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, System clock = 400 MHz, All peripherals disabled, code run in Flash and cache on	39.5	16.1	_	mA





Symbol	Parameter	Conditions	Typ LDO regulator	Typ SMPS ON	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, System clock = 400 MHz, All peripherals disabled, code run in Flash and cache off	39.5	16.1	_	mA
		$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, System clock = 64 MHz, All peripherals enabled, code run in ITCM	44.6	16.8	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 64 MHz, All peripherals enabled, code run in Flash and cache on	43.9	16.6	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 64 MHz, All peripherals disabled, code run in ITCM	20.5	8.3	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 64 MHz, All peripherals disabled, code run in Flash and cache on	20.5	8.3	_	mA
		V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals enabled	151	52	_	mA
	Supply current	V _{DD} = V _{DDA} = 3.3 V, System clock = 600 MHz, All peripherals disabled	49.2	19	_	mA
	(Sleep mode)	V _{DD} = V _{DDA} = 3.3 V, System clock = 400 MHz, All peripherals enabled	104	37.4	_	mA
		$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{ V}$, System clock = 400 MHz, All peripherals disabled	37.5	14.8	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{LDO}=0.6 \text{V},$ IRC32K off, RTC off, All GPIOs analog mode	4.5	1.7	_	mA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{LDO}=0.7 \text{V},$ IRC32K off, RTC off, All GPIOs analog mode	5.98	2.2	_	mΑ
	(Deep-Sleep mode)	V _{DD} = V _{DDA} = 3.3 V, LDO=0.8V, IRC32K off, RTC off, All GPIOs analog mode	7.97	3.1	_	mA
		V _{DD} = V _{DDA} = 3.3 V, LDO=0.9V, IRC32K off, RTC off, All GPIOs analog mode	10.86	4.4	_	mA
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT off,}$ Backup SRAM off, RTC and LXTAL off	15.6	15.8	_	μΑ
	(Standby mode)	V _{DD} = V _{DDA} = 3.3 V, FWDGT off, Backup SRAM on, RTC and LXTAL off	91.3	91.4	_	μΑ



Symbo	l Parameter	Conditions	Typ LDO regulator	Typ SMPS ON	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT off,}$ Backup SRAM off, RTC and LXTAL on	16.3	16.6	_	μΑ
		V _{DD} = V _{DDA} = 3.3 V, FWDGT off, Backup SRAM on, RTC and LXTAL on	91.9	92.1	_	μΑ
		V _{DD} = V _{DDA} = 3.3 V, FWDGT on, Backup SRAM off, RTC and LXTAL off	15.8	16.3	_	μА
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM on, RTC and LXTAL off	91.5	92	_	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM off, RTC and LXTAL on	16.6	17	_	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, FWDGT on,}$ Backup SRAM on, RTC and LXTAL on	92.2	93.4	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, Backup SRAM off, RTC and LXTAL off	3.9	3.9	_	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, Backup SRAM off, RTC and LXTAL off	1.1	1.1	-	μA
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3$ V, Backup SRAM off, RTC and LXTAL off	0.3	0.3	_	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, Backup SRAM on, RTC and LXTAL off	79.4	79.6	_	μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, Backup SRAM on, RTC and LXTAL off	77.1	77.2	_	μA
	Battery supply current	V _{DD} off, V _{DDA} off, V _{BAT} = 3 V, Backup SRAM on, RTC and LXTAL off	76.3	76.4	_	μA
Іват	(Backup mode)	V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, Backup SRAM off, RTC and LXTAL on	3.9	4		μΑ
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3$ V, Backup SRAM off, RTC and LXTAL on	1.1	1.1		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3 V, Backup SRAM off, RTC and LXTAL on	0.3	0.3		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, Backup SRAM on, RTC and LXTAL on	79.5	79.5	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, Backup SRAM on, RTC and LXTAL on	77.1	77.1	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3 V, Backup SRAM on, RTC and LXTAL on	76.2	76.2	_	μΑ



- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Unless otherwise specified, all values given for $T_J = 25$ °C and test result is mean value.
- (3) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTALor IRC32K are ON, an additional power consumption should be considered.
- (4) During power consumption test, GPIO needs to be configure as Analog Input mode.

4.5. EMC characteristics

System level ESD (Electrostatic discharge, according to IEC 61000-4-2) and EFT (Electrical Fast Transient/burst, according to IEC 61000-4-4) testing result is given in the <u>Table 4-12.</u> <u>System level ESD and EFT characteristics</u>(1). System level ESD is for end-customer operation, it includes ESD field events on system level occur in an unprotected area (outside EPA). System level ESD protection necessary to satisfy higher ESD levels.

Table 4-12. System level ESD and EFT characteristics⁽¹⁾

Symbol	Description	Conditions	Package	Class	Level
Vesd	Contact / Air mode high voltage stressed	V _{DD} = 3.3 V, T _J = 25 °C,	BGA176	CD 8kV AD 15kV	4A
	on few special I/O	f _{HCLK} = 600 MHz IEC 61000-4-2	LQFP176	CD 4kV AD 8kV	2B
Veet	Fast transient high voltage burst	V _{DD} = 3.3 V, T _J = 25 °C, f _{HCLK} = 600 MHz	BGA176	4kV	4A
V _{EFT}	stressed on Power and GND	IEC 61000-4-4	LQFP176	4kV	4A

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-13. EMI characteristics</u>(1), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.



Table 4-13. EMI characteristics(1)

Symbol	Parameter	Conditions	Package	age Mode -	М	к]	Unit		
Symbol	T dramotor			Wiode	0.1- 30MHz	30- 130MHz	130MHz -1GHz	1-3GHz	o i ii
	V _{DD} = 3.6 V, T _J = +25 °C, f _{HCLK} = 600		LDO supply	2.55	7.55	6.17	6.70		
		T _J = +25 °C, f _{HCLK} = 600 MHz, conforms to SAE J1752-	BGA176	SMPS supply	9.08	14.02	5.68	6.69	
C				SMPS to LDO	7.06	13.30	8.05	6.66	4011/
S _{ЕМІ}	Peak level		LQFP176	LDO supply	4.00	7.36	12.64	6.86	dBµV
				SMPS supply	8.68	17.59	13.99	7.07	
				SMPS to LDO	8.72	17.14	13.36	7.21	

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Component level ESD include HBM (Human body model, according to ANSI/ESDA/JEDEC JS-001) and CDM (ANSI/ESDA/JEDEC JS-002), that ESD field events during manufacturing in an ESD protected area, such as PCB assembly/repair, IC assembly/test and Fab environment. The ESD protected area (EPA) has many measures, for instance ESD protective packaging, grounding person wrist strap to ground (or flooring/footwear), grounded work surface and ionizer.

Static latch-up (LU, according to JEDEC78) test is based on the two measurement methods, I/O current injection value (I-test) and power supply over-voltage value.

Table 4-14. Component level ESD and latch-up characteristics(1)

Symbol	Description	Conditions	Package	Max	Unit	Level	
V _{НВМ}	Human body model electrostatic discharge voltage (Any pin combination)	T _J = 25 °C; JS-001-2017	BGA176	2000	٧	2	
Vcdм	Charge device model electrostatic discharge voltage (All pins)	T _J = 25 °C; JS-002-2018	BGA176	500	V	C2a	
LU	I-test	T _A = 125 °C, JESD78F	BGA176	200	mA	Class II	
	V _{supply} over voltage			7.5	V	Level A	

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.



4.6. Power supply supervisor characteristics

Table 4-15. Power supply supervisor characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)	_	1.95	_	
		LVDT<2:0> = 000(falling edge)	_	1.85	_	
		LVDT<2:0> = 001(rising edge)	_	2.10	_	
		LVDT<2:0> = 001(falling edge)	_	2.00	_	
		LVDT<2:0> = 010(rising edge)	_	2.25	_	
		LVDT<2:0> = 010(falling edge)	_	2.15		
(4)	Low voltage	LVDT<2:0> = 011(rising edge)	_	2.40	_	
$V_{LVD}^{(1)}$	Detector level selection	LVDT<2:0> = 011(falling edge)	_	2.30	_	V
		LVDT<2:0> = 100(rising edge)	_	2.56	_	
		LVDT<2:0> = 100(falling edge)	_	2.46	_	
		LVDT<2:0> = 101(rising edge)	_	2.70	_	
		LVDT<2:0> = 101(falling edge)	_	2.60	_	
		LVDT<2:0> = 110(rising edge)	_	2.86	_	
		LVDT<2:0> = 110(falling edge)	_	2.75	_	
V _{LVDhyst} ⁽²⁾	LVD hystersis	_	_	100		mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	_	1.53	_	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	_	1.48	_	V
V _{PDRhyst} (2)	PDR hysteresis	_	_	50		mV
V (2)	Brownout level 3 threshold	Falling edge	_	2.6	_	V
V _{BOR3} ⁽²⁾	Brownout level 3 threshold	Rising edge	_	2.70		V
V _{BOR2} (2)	Brownout level 2 threshold	Falling edge	_	2.3		V
V BOR2	Brownout level 2 tilleshold	Rising edge		2.4	1	V
V _{BOR1} ⁽²⁾	Brownout level 1 threshold	Falling edge	_	2.0	1	V
v BUR1\ /	Diowilout level 1 tillesii0lu	Rising edge	_	2.1	_	V
V _{BORhyst} ⁽²⁾	BOR hysteresis	_	_	100	_	mV
trsttempo ⁽²⁾	Reset temporization	_	_	520	_	μs
V _{AVD_0} ⁽¹⁾	Analog voltage detector	Rising edge	_	1.70	_	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	for V _{DDA} threshold 0	Falling edge	_	1.60		
V _{AVD_1} ⁽¹⁾	Analog voltage detector	Rising edge	_	2.10	_	
	for V _{DDA} threshold 1	Falling edge	_	2.00	_	
), (1)	Analog voltage detector	Rising edge	_	2.49	_	
V _{AVD_2} ⁽¹⁾	for V _{DDA} threshold 2	Falling edge	_	2.40	_	
V (1)	Analog voltage detector	Rising edge	_	2.79	_	
V _{AVD_3} ⁽¹⁾	for V _{DDA} threshold 3	Falling edge	_	2.70	_	
V _{hyst_AVD} ⁽²⁾	Hysteresis of V _{DDA} voltage detector		_	100	_	mV

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Figure 4-3. Recommended PDR_ON pin circuit(1)



(1) PDR_ON pin should be pulled up to V_{DD} .

4.7. Embedded USB regulator characteristics

Table 4-16. USB regulator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD50USB} ⁽¹⁾	Supply voltage		4	5	5.5	V
I _{DD50USB} ⁽²⁾	Current consumption	_	_	25	_	μΑ
VREGOUT(V3.3V) ⁽¹⁾	Regulated output voltage	_	3	_	3.6	V
IOUT ⁽²⁾	Output current load sinked by			_	80	mA
1001	USB block	_	_			IIIA
T _{WKUP} ⁽²⁾	VREGOUT setting time	_	_	75		μs

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.



4.8. Typical SMPS efficiency versus load current and temperature

Figure 4-4. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C when V_{FBSMPS} = 0.9 V




Figure 4-5. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C when V_{FBSMPS} = 1.8 V






Figure 4-6. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 25 °C when V_{FBSMPS} = 2.5V




Figure 4-7. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C when V_{FBSMPS} = 0.9 V






Figure 4-8. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C when V_{FBSMPS} = 1.8 V




Figure 4-9. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = -40 °C when V_{FBSMPS} = 2.5 V






Figure 4-10. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C when V_{FBSMPS} = 0.9 V




Figure 4-11. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C when V_{FBSMPS} = 1.8 V







Figure 4-12. Typical SMPS efficiency (%) vs load current(A) in Run mode at T_J = 125 °C when V_{FBSMPS} = 2.5 V



4.9. External clock characteristics

Table 4-17. High speed external clock (HXTAL) generated from a crystal / ceramic characteristics⁽⁴⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	$1.71 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	4	25	50	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C _{HXTAL} ^{(2) (3)}	Recommended matching capacitance			20	30	pF
CHX IAL (-) (-)	on OSCIN and OSCOUT	_	_	20		
Duty _{HXTAL} (2)	Crystal or ceramic duty cycle	_	30	50	70	%
g _m (2)	Oscillator transconductance	Startup	_	27		mA/V
I _{DD(HXTAL)} (1)	Crystal or ceramic operating current	HXTAL = 25 MHz	_	0.58		mA
tst(HXTAL)(1)	Crystal or ceramic startup time	HXTAL = 25 MHz	1	334	_	μs

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) More details about g_m could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits**.

Table 4-18. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL_ext} (1)	External clock source or oscillator	1.71 V ≤ V _{DD} ≤	1	_	50	MHz

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	frequency	3.6 V				
V _{HXTALH} ⁽²⁾	OSCIN input pin high level		0.7 V _{DD}		V _{DD}	V
	voltage	$V_{DD} = 3.3 \text{ V}$				V
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage		Vss	_	$0.3 V_{DD}$	٧
t _{H/L(HXTAL)} (2)	OSCIN high or low time	_	5	_	_	ns
tr/F(HXTAL)(2)	OSCIN rise or fall time	_	_	_	10	ns
Duty _{HXTAL} (2)	Duty cycle	_	40	_	60	%

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Table 4-19. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics⁽⁵⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	_	_	32.768	_	kHz
C _{LXTAL} (2)(3)	Recommended matching capacitance on OSC32IN and OSC32OUT	_		15	_	pF
Duty _{LXTAL} ⁽²⁾	Crystal or ceramic duty cycle	_	30	_	70	%
		LXTALDRI[1:0] = 00		4.88	_	
er (2)		LXTALDRI[1:0] = 01	_	7.32	_	
g _m (2)	Oscillator transconductance	LXTALDRI[1:0] = 10		14.61	_	μA/V
		LXTALDRI[1:0] = 11	_	21.94	_	
		LXTALDRI[1:0] = 00	_	480	_	
(1)	Crystal or ceramic operating	LXTALDRI[1:0] = 01	_	590	_	^
I _{DD(LXTAL)} ⁽¹⁾	current	LXTALDRI[1:0] = 10		900	_	nA
		LXTALDRI[1:0] = 11	_	1210	_	
		LXTALDRI[1:0] = 00		453.9	_	
(1)(4)	Crystal or ceramic startup	LXTALDRI[1:0] = 01		322.7	_	
t _{ST(LXTAL)} ⁽¹⁾⁽⁴⁾	time	LXTALDRI[1:0] = 10		220.4		ms
		LXTALDRI[1:0] = 11	_	192.4	_	

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽³⁾ $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

⁽⁴⁾ tst(LXTAL) is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is set. This value varies significantly with the crystal manufacturer.

⁽⁵⁾ More details about g_m could be found in **AN052 GD32 MCU Resonator-Based Clock Circuits.**



Table 4-20. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£ (1)	External clock source or oscillator	., - 2 2 1		20.700	1000	1.11=
f _{LXTAL_ext} ⁽¹⁾	frequency	$V_{DD} = 3.3 \text{ V}$		32.768	1000	kHz
V (2)	OSC32IN input pin high level voltage	_	0.7		1/	
V _{LXTALH} ⁽²⁾			V_{DD}		V_{DD}	V
V _{LXTALL} ⁽²⁾	OSC32IN input pin low level voltage		Vss		0.3 V _{DD}	
t _{H/L(LXTAL)} (2)	OSC32IN high or low time		450	_		
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time		_	_	50	ns
Duty _{LXTAL}	Duty cycle		30	50	70	%

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Figure 4-13. Recommended external OSCIN and OSCOUT pins circuit for crystal





Figure 4-14. Recommended external OSCIN and OSCOUT pins circuit for oscillator





4.10. Internal clock characteristics

Table 4-21. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc48M	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V	_	48		MHz
Drift _{IRC48M}	IRC48M oscillator Frequency Drift, Factory-	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{J} = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	_	-0.64 ~ +0.55	ı	%
	trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_{J} = 25 ^{\circ}\text{C}$	47.5	_	48.5	MHz
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.7	_	%
Duty _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDA(IRC48M) ⁽¹⁾	IRC48M oscillator operating current	_		330		μΑ
t _{ST(IRC48M)} ⁽¹⁾	IRC48M oscillator startup time	_	_	2.85	_	μs

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Table 4-22. High speed internal clock (IRC64M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
firc64M	Oscillator (IRC64M)	$V_{DD} = 3.3 \text{ V}$		64		MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$		-0.19		
	IRC64M oscillator	$T_J = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	_	~	-	%
	Frequency drift, Factory-	13 - 40 0 100 0		+0.85		
Drift _{IRC64M}	trimmed	$V_{DD} = V_{DDA} = 3.3 V$,	63.68		64.32	MHz
DITTURC64M		T _J = 25 °C	03.00		04.32	IVII IZ
	IRC64M oscillator					
	Frequency accuracy,	_	_	0.23	_	%
	User trimming step ⁽¹⁾					
Duty _{IRC64M} (2)	IRC64M oscillator duty	V _{DD} = V _{DDA} = 3.3 V	45	50	55	%
DutyIRC64M\	cycle	VDD - VDDA - 3.3 V	45	30	55	/0
I _{DDA(IRC64M)} ⁽¹⁾	IRC64M oscillator			500		
IDDA(IRC64M)(**)	operating current	_		300	_	μΑ
tst(IRC64M) ⁽¹⁾	IRC64M oscillator startup			1 OF		110
LST(IRC64M)\'''	time	_		1.95		μs

⁽²⁾ Value guaranteed by design, not 100% tested in production.



- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

Table 4-23. Low power internal clock (LPIRC4M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{LPIRC4M}	Oscillator (LPIRC4M)	$V_{DD} = 3.3 \text{ V}$	_	4	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$		-0.96		
	LPIRC4M oscillator	$T_J = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	_	~	_	%
	Frequency accuracy,	1) = -40 C = 103 C /		+1.02		
ACC _{LPIRC4M}	Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 V$,	3.96		4.04	MHz
ACCLPIRC4M		T _J = 25 °C	3.90		4.04	IVII IZ
	LPIRC4M oscillator					
	Frequency accuracy,	_	_	0.4	_	%
	User trimming step ⁽¹⁾					
D _{LPIRC4M} (2)	LPIRC4M oscillator duty	VDD = VDDA = 3.3 V	45	50	55	%
DLPIRC4M(=/	cycle	VDD - VDDA - 3.3 V	40	50	55	70
IDDALPIRC4M ⁽¹⁾	LPIRC4M oscillator			30		
IDDALPIRC4M\'''	operating current	_	_	30	_	μA
to 5.5 a (1)	LPIRC4M oscillator			1.64		
tsulpirc4m ⁽¹⁾	startup time	_		1.04		μs

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Table 4-24. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC32K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$		32	_	kHz
	(IRC32K) frequency	T _J = -40 °C ~ +85 °C	_			KHZ
+ (2)	IRC32K oscillator startup			50.72		
tsuirc32K ⁽²⁾	time	_		30.72		μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.11. PLL characteristics

Table 4-25. PLL0/1/2 characteristics (wide VCO frequency range)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} (1)	PLL input clock frequency		2	ı	16	MHz
IPLLIN'''	PLL input clock duty cycle	_	10	_	90	%
fvco ⁽¹⁾	PLL VCO output clock		100		850	MHz
	frequency	_	100	_	650	IVITZ
t _{LOCK} (2)	PLL lock time	_	_	200	500	μs
I(2)	Current consumption on	VCO freq = 800 MHz	_	1.5	_	mA
$I_{DD}^{(2)}$	V_{DD}	VCO freq = 100 MHz	_	0.3	_	IIIA

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



Symbol	Parameter	Conditions		Min	Тур	Max	Unit
	Cycle to cycle Jitter(rms)		f _{VCO_OUT} = 100 MHz	_	100	1	
Jitter _{PLL} ⁽²⁾		fPLL_OUT = fvco_out/10	f _{VCO_ОUT} = 400 МНz	_	19	_	
			f _{VCO_ОUТ} = 800 МНz	_	16		20
	Period jitter(rms)		f _{VCO_OUT} = 100 MHz	_	80		ps
			f _{VCO_OUT} = 400 MHz	_	12		
			f _{VCO_OUT} = 800 MHz		10		

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.

Table 4-26. PLL0/1/2 characteristics (narrow VCO frequency range)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	_	1		2	MHz
IPLLIN'''	PLL input clock duty cycle	_		10		90	%
f _{vco⁽¹⁾}	PLL VCO output clock		_			500	MHz
	frequency	_		100		300	IVITZ
t _{LOCK} (2)	PLL lock time	_		_	200	500	μs
I _{PLL} (2)	Current consumption on	VCO freq		1.2		mA	
IPLL'	V_{DD}	VOO neq	- 300 WII IZ		1.2		ША
			f _{VCO_OUT} = 500	_	16	_	
Jitter _{PLL} ⁽²⁾	Cycle to cycle Jitter(rms)	f _{PLL_OUT} =	MHz		10		±ps
JILLEIPLL(-/	Cycle to cycle ditter(IIIIs)	fvco_оuт/10	f _{VCO_OUT} = 500	_	10	_	_ps
			MHz		10		

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Value guaranteed by characterization, not 100% tested in production.

Table 4-27. PLLUSBHS0/1 characteristics(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency	_	4	_	30	MHz
f _{PLLOUT} ⁽¹⁾	PLL output clock frequency	_	_	480	_	MHz
f _{vco⁽¹⁾}	PLL VCO output clock frequency	-	_	480	_	MHz
t _{LOCK} (1)	PLL lock time	_	_	100	150	μs
I _{DDA} ⁽²⁾	Current consumption on V _{DDA}	_		1.7		mA
	Cycle to cycle Jitter(rms)		١	40	_	
Jitter _{PLL}	Cycle to cycle Jitter (peak to peak)	System clock	_	400	_	ps



- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.
- (3) Value given with main PLL running.

4.12. Memory characteristics

Table 4-28. Flash memory characteristics

. Later 1 Later 1 Later 1 Later 2 Late									
Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit			
	Number of guaranteed								
PEcyc	program /erase cycles	_	100	_	_	kcycles			
	before failure (Endurance)								
t _{RET}	Data retention time	_	_	20	_	years			
t _{PROG}	Word programming time	T _A = -40°C ~ +105 °C	_	1	_	ms			
terase4kB	Sector(4kB) erase time	T _A = -40°C ~ +105 °C	_	100	_	ms			
t _{MERASE(1MB)}	Mass erase time	T _A = -40°C ~ +105 °C	_	8	_	S			
tmerase(2MB)	Mass erase time	T _A = -40°C ~ +105 °C		16	_	S			
tmerase(3840kB)	Mass erase time	T _A = -40°C ~ +105 °C		30	_	S			

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

4.13. NRST pin characteristics

Table 4-29. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽²⁾	NRST Input low level voltage		-0.3		$0.3~V_{\text{DD}}$	
V _{IH(NRST)} ⁽²⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 1.71 \text{ V}$	$0.7~V_{DD}$	_	$V_{DD} + 0.3$	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	300		mV
V _{IL(NRST)} ⁽²⁾	NRST Input low level voltage		-0.3	_	$0.3\ V_{DD}$.,
V _{IH(NRST)} ⁽²⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	$0.7~V_{DD}$	_	V _{DD} + 0.3	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	310		mV
V _{IL(NRST)} ⁽²⁾	NRST Input low level voltage		-0.3	_	$0.3~V_{DD}$	V
V _{IH(NRST)} ⁽²⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	$0.7~V_{DD}$	_	V _{DD} + 0.3	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	320	_	mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40		kΩ


⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.



Figure 4-15. Recommended external NRST pin circuit



4.14. **GPIO** characteristics

Table 4-30. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIL	I/O input low level voltage	1.71 V < V _{DD} < 3.6 V	_	_	$0.3V_{DD}$	V
V _{IH}	I/O input high level voltage	1.71 V < V _{DD} < 3.6 V	0.7V _{DD}	_	_	V
V _{HYS} ⁽¹⁾	input hysteresis	V _{DD} = 3.3 V	_	360	_	mV
I _{leak}	Input leakage current	$0 < V_{IN} \le V_{DD}$	_	_	±2	μΑ
R _{PU} ⁽¹⁾	Weak pull-up equivalent	V _{IN} = V _{SS}		40		kΩ
KPU [*] /	resistor	VIN = VSS		40		K12
R _{PD} ⁽¹⁾	Weak pull-down equivalent	VIN = VDD		40		kΩ
LYPD(*)	resistor	VIN = VDD	_	40		K77

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-31. Output voltage characteristics for all I/Os except PC13, PC14, PC15⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Low level output	V _{DD} = 1.71 V	_	0.094	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.058	_	
VoL	$(I_{IO} = +8 \text{ mA})$	$V_{DD} = 3.6 \text{ V}$	_	0.057	_	
(IO_speed=max)	Low level output	V _{DD} = 1.71 V	_	0.253	_	
	voltage for an IO Pin	$V_{DD} = 3.3 \text{ V}$	_	0.15	_	
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	0.147	_	V
	High level output	V _{DD} = 1.71 V	_	1.6	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.226	_	
Vон	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	3.529	_	
(IO_speed=max)	High level output	V _{DD} = 1.71 V	_	1.423	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.114	_	
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	3.416	_	
VoL	Low level output	V _{DD} = 1.71 V	_	0.139	_	V



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
(IO_speed=85MHz)	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.083	_	
	$(I_{10} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	0.08	_	
	Low level output	V _{DD} = 1.71 V	_	0.404	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.209	_	
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V	_	0.204	_	
	High level output	V _{DD} = 1.71 V	_	1.547	_	
	voltage for an IO Pin	V _{DD} = 3.3 V		3.197		
VoH	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	3.5	_	
(IO_speed=85MHz)	High level output	V _{DD} = 1.71 V		1.254		
	voltage for an IO Pin	V _{DD} = 3.3 V		3.037		
	(I _{IO} = +20 mA)	V _{DD} = 3.6 V		3.342		
	Low level output	V _{DD} = 1.71 V	_	0.162	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.092	_	
VoL	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	0.091	_	
(IO_speed=60MHz)	Low level output	V _{DD} = 1.71 V	_	0.359	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.188	_	
	(I _{IO} = +16 mA)	V _{DD} = 3.6 V	_	0.184	_	.,
	High level output	V _{DD} = 1.71 V	_	1.523	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.181	_	
Voн	$(I_{IO} = +8 \text{ mA})$	V _{DD} = 3.6 V	_	3.484	_	
(IO_speed=60MHz)	High level output	V _{DD} = 1.71 V	_	1.298	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.060	_	
	(I _{IO} = +16 mA)	V _{DD} = 3.6 V	_	3.367	_	
	Low level output	V _{DD} = 1.71 V	_	0.052	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.029	_	
VoL	$(I_{IO} = +1 \text{ mA})$	V _{DD} = 3.6 V	_	0.028	_	/
(IO_speed=12MHz)	Low level output	V _{DD} = 1.71 V	_	0.235	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	0.119	_	
	$(I_{IO} = +4 \text{ mA})$	V _{DD} = 3.6 V	_	0.116	_	
	High level output	V _{DD} = 1.71 V	_	1.647	_	
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.26	_	
V _{OH}	(I _{IO} = +1 mA)	V _{DD} = 3.6 V	_	3.562	_	
(IO_speed=12MHz)	High level output	V _{DD} = 1.71 V	_	1.437	_	V
	voltage for an IO Pin	V _{DD} = 3.3 V	_	3.142	_	
	(I _{IO} = +4 mA)	V _{DD} = 3.6 V		3.451		

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

Table 4-32. Output timing characteristics (IOSPDOP OFF) (1)(3)(4)

Speed	Symbol	Parameter	Conditions		Тур	Max	Unit
00	tr/tf ⁽²⁾	Output high to low	$2.5 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}, C_L = 50 \text{ pF}$	_	7.66	_	no
00	u/u(-/	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF	_	17.38	_	ns

⁽²⁾ All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current.



Speed	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		output low to high	2.5 V ≤ VDD ≤ 3.6 V, C _L = 30 pF	_	3.98	_	
		level rise time	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF	_	13.72	_	
			2.5 V ≤ VDD ≤ 3.6 V, C _L = 10 pF	_	2.79	_	
			1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF		9.33	_	
			2.5 V ≤ VDD ≤ 3.6 V, C _L = 50 pF	_	3.6	_	
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF	_	4.5	_	
01 tr/tf ⁽²⁾	level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C _L = 30 pF	_	2.6	_	20	
	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF	_	3.38	_	ns	
	level rise time	2.5 V ≤ VDD ≤ 3.6 V, C _L = 10 pF	_	1.64	_		
			1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF	_	2.43	_	
			2.5 V ≤ VDD ≤ 3.6 V, C _L = 50 pF	_	3.3	_	
	tr/tf ⁽²⁾	Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF	_	3.5	_	
10		level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C _L = 30 pF	_	2.5	_	20
10	u/u\	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF	_	2.6	_	ns
		level rise time	2.5 V ≤ VDD ≤ 3.6 V, C _L = 10 pF	_	1.5	_	
			1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF	_	1.7	_	
			2.5 V ≤ VDD ≤ 3.6 V, C _L = 50 pF	_	3.3	_	
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF	_	3.5	_	
11	tr/tf ⁽²⁾	level fall time and	2.5 V ≤ VDD ≤ 3.6 V, C _L = 30 pF	_	2.5	_	20
''	u/u\-/	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF		2.6		ns
		level rise time	2.5 V ≤ VDD ≤ 3.6 V, C _L = 10 pF		1.5		1
			1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF	_	1.7	_	

⁽¹⁾ The maximum frequency is defined with the following conditions: $(tr+tf) \le 2/3$ T Skew $\le 1/20$ T 45% < Duty cycle < 55%

Table 4-33. Output timing characteristics (IOSPDOP ON) (3)(4)

Speed	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF		16.5	_	
00	tr/tf ⁽²⁾	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF		11.1	_	ns
oo unu	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF		8.1		113	
		level rise time	1.71 V \(\) V \(\) \(0.1		
01 tr/tf ⁽²⁾	Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF	_	4	_		
	tr/tf ⁽²⁾	level fall time and	$1.71 \text{ V} \le \text{VDD} \le 2.5 \text{ V}, C_L = 30 \text{ pF}$		2.9	_	ns
01	u/u·/	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF		2		113
		level rise time	1.71 V 3 VDD 3 2.3 V, GL - 10 pr		2		
		Output high to low	1.71 V ≤ VDD ≤ 2.5 V, C _L = 50 pF		3.8	_	
10	tr/tf ⁽²⁾	level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF		2.8	_	ns
10	u/u·/	output low to high	1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF		1.8		113
		level rise time	2.5 V, GL = 10 pF		1.0		
11	tr/tf ⁽²⁾	Output high to low	$1.71 \text{ V} \le \text{VDD} \le 2.5 \text{ V}, C_L = 50 \text{ pF}$	_	3.5	_	ns

⁽²⁾ The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.

⁽³⁾ Value guaranteed by characterization, not 100% tested in production.

⁽⁴⁾ The data is for reference only, and the specific values are related to PCB Layout.



Speed	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		level fall time and	1.71 V ≤ VDD ≤ 2.5 V, C _L = 30 pF		2.6	_	
		output low to high level rise time	1.71 V ≤ VDD ≤ 2.5 V, C _L = 10 pF		1.6		

- The maximum frequency is defined with the following conditions: (tr+tf) ≤ 2/3 T Skew ≤ 1/20 T 45% < Duty cycle < 55%
- (2) The fall and rise times are defined between 90% and 10% and between 10% and 90% of the output waveform, respectively.
- (3) Value guaranteed by characterization, not 100% tested in production.
- (4) The data is for reference only, and the specific values are related to PCB Layout.

4.15. 14-bit ADC characteristics

Table 4-34, 14-bit ADC characteristics

Symbol	Parameter		Conditions			Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage		<u>—</u>			1.8	_	3.6	V
. (2)	Positive		V _{DDA} ≥ 2.4 V			2.4	_	V_{DDA}	V
V _{REFP} ⁽²⁾	Reference Voltage		V _{DDA} < 2.4 V			1.8	_	V_{DDA}	V
V _{REFN} (2)	Negative						1/		V
V REFN'-	Reference Voltage		_				Vssa		V
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$			0.1		72	MHz
			$2.7 \text{ V} \le \text{V}_{\text{REFP}} \le \text{V}_{\text{DDA}}$			0.1		12	IVII IZ
f _{ADC} ⁽¹⁾	ADC clock		$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$			0.1	_	54	MHz
	ADC Clock		$2.4 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$			0.1		J-7	1011 12
			$1.8~\textrm{V} \leq \textrm{V}_\textrm{DDA} \leq 2.4~\textrm{V}$			0.1	_	36	MHz
		$1.8 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$				0.1		50	1011 12
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	f _{ADC} =	SMP	_		4	
			$2.7 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$	72 MHz	= 3.5			7	
		Resolution =	$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$	f _{ADC} =	SMP	_		3	
		14 bits	$2.4 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$	54 MHz	= 3.5			Ů	
			$1.8 \text{ V} \le \text{V}_{\text{DDA}} \le 2.4 \text{ V}$	f _{ADC} =	SMP	_		2	
			$1.8 \text{ V} \le \text{V}_{\text{REFP}} \le \text{V}_{\text{DDA}}$	36 MHz	= 3.5			_	
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	f _{ADC} =	SMP	_	_	4.5	
			$2.7 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$	72 MHz	= 3.5				
fs ⁽¹⁾	Sampling rate		$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$		SMP	_	_	3.37	MSPS
		12 bits	$2.4 \text{ V} \le \text{V}_{\text{REFP}} \le \text{V}_{\text{DDA}}$	54 MHz	= 3.5				
			$1.8 \text{ V} \le \text{V}_{\text{DDA}} \le 2.4 \text{ V}$	_	SMP	_	_	2.25	
			1.8 V ≤ V _{REFP} ≤ V _{DDA}		= 3.5				
			$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$		SMP	_	_	5.14	
			2.7 V ≤ V _{REFP} ≤ V _{DDA}		-				
			$2.4 \text{ V} \leq \text{V}_{DDA} \leq 2.7 \text{ V}$		SMP	_		3.85	
		10 bits $2.4 \text{ V} \le \text{V}_{REFP} \le \text{V}_{DDA} = 3.5$							
			$1.8 \text{ V} \le \text{V}_{DDA} \le 2.4 \text{ V}$		SMP	_	_	2.57	
			$1.8 \text{ V} \leq \text{V}_{\text{REFP}} \leq \text{V}_{\text{DDA}}$	36 MHz	= 3.5			-	



Symbol	Parameter		Conditions			Min	Тур	Max	Unit
			$2.7 \text{ V} \leq \text{V}_{DDA} \leq 3.6 \text{ V}$	f _{ADC} =	SMP				
			2.7 V ≤ V _{REFP} ≤ V _{DDA}	72 MHz	= 3.5	_		6	
		Resolution =	2.4 V ≤ V _{DDA} ≤ 2.7 V	f _{ADC} =	SMP				
		8 bits	2.4 V ≤ V _{REFP} ≤ V _{DDA}	54 MHz	= 3.5			4.5	
			1.8 V ≤ V _{DDA} ≤ 2.4 V	f _{ADC} =	SMP				
			1.8 V ≤ V _{REFP} ≤ V _{DDA}	36 MHz	= 3.5	_	_	3	
t _{TRIG} ⁽¹⁾	External trigger period		Resolution = 14 bits			_	_	18	1/ f _{ADC}
V _{AIN} ⁽¹⁾	Conversion voltage range		_			0	_	V _{REFP}	V
	C					V _{REFP} /	\	V _{REFP} /	
$V_{\text{CMIV}}^{(1)}$	Common mode		_			2-	V _{REFP} /	2+10	V
	input voltage					10%	2	%	
			Resolution = 14 bits			_	_	84.4	
Rain ⁽¹⁾	External input		Resolution = 12 bits					96.5	kΩ
I VAIN'	impedance	Resolution = 10 bits				_		112	1(22
		Resolution = 8 bits						135	
$R_{ADC}^{(1)}$	Internal resistance		_			_	150	-	Ω
C _{ADC} ⁽¹⁾	Input sampling		_				12		pF
OADC	capacitance						12		Pi
tstab	ADC Power-up		_			1		_	μs
COTAD	time					'			μο
t _{CAL} ⁽¹⁾	Offset and linearity		_				TBD		1/f _{ADC}
-0/1L	calibration time								1717,150
t_{OFF}	Offset calibration		_				TBD		1/f _{ADC}
CAL ⁽¹⁾	time						ı		
t _s ⁽¹⁾	Sampling time		_			3.5	_	810.5	1/f _{ADC}
	Total conversion								
t _{CONV} ⁽¹⁾	time (including	Resolution = N bits				N+4	_	_	1/f _{ADC}
	sampling time)								

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

$$\textit{Equation 1:} \; \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad \mathsf{R}_{\mathsf{AIN}} < \frac{\mathsf{T}_{\mathsf{s}}}{\mathsf{f}_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \mathsf{ln}(2^{\mathsf{N}+2})} - \; \mathsf{R}_{\mathsf{ADC}}$$

The formula above *Equation 1* is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 14 (from 14-bit resolution).

Table 4-35. ADC R_{AIN} max for $f_{ADC} = 72$ MHz (14-bit ADC) (1)(2)

Resolution	Sampling cycles @ 72 MHz	R _{AIN} max (kΩ)
	3.5	0.21
14 bits	6.5	0.52
	12.5	1.15

⁽²⁾ Depending on the package, VREFP can be internally connected to VDDA and VREFN to VSSA.



Resolution	Sampling cycles @ 72 MHz	R _{AIN} max (kΩ)
	24.5	2.40
	47.5	4.80
	92.5	9.50
	247.5	25.6
	810.5	84.4
	3.5	0.26
	6.5	0.62
	12.5	1.34
10 hita	24.5	2.77
12 bits	47.5	5.51
	92.5	10.8
	247.5	29.3
	810.5	96.5
	3.5	0.33
	6.5	0.75
	12.5	1.58
10 bits	24.5	3.25
TO DIES	47.5	6.45
	92.5	12.7
	247.5	34.2
	810.5	112
	3.5	0.43
	6.5	0.93
	12.5	1.93
8 bits	24.5	3.94
o Dits	47.5	7.78
	92.5	15.2
	247.5	41.1
	810.5	135

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-36. 14-bit ADC accuracy⁽¹⁾

Symbol	Parameter	Test conditions	Тур	Max	Unit
ET	Total unadjusted arror	Single ended	TBD	TBD	
	Total unadjusted error	Differential	TBD	TBD	
EO	Offset error	Single ended	TBD	TBD	LSB
		Differential	TBD	TBD	LOD
EG	Single ended		TBD	TBD	
	Gain error	Differential	TBD	TBD	

⁽²⁾ The R_{AIN} value was calculated by theory and stray capacitance of actual pcb has not been taken into account.




DNL	Differential linearity	Single ended	TBD	TBD	
DINL	error	Differential	TBD	TBD	
INL	Integral linearity error	Single ended	TBD	TBD	
IINL	Integral linearity error	Differential	TBD	TBD	
ENOB	Effective number of bits	Single ended	TBD	_	Bits
ENOB	Ellective number of bits	Differential	TBD	_	DIIS
SNDR	Signal-to-noise and	Single ended	TBD	_	
SNDK	distortion ratio	Differential	TBD	_	
SNR	Signal to noise ratio	Single ended	TBD	_	dB
SINK	Signal-to-noise ratio	Differential	TBD	_	uБ
THD	Total harmonic	Single ended	TBD	_	
טחו	distortion	Differential	TBD	_	

⁽¹⁾ Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

4.16. 12-bit ADC characteristics

Table 4-37. 12-bit ADC characteristics

Symbol	Parameter		C	ondition	s		Min	Тур	Max	Unit	
$V_{DDA}^{(1)}$	Operating voltage			_			1.71	_	3.6	V	
V _{REFP} ⁽²⁾	Positive Reference Voltage		Vı	_{DDA} ≥ V _{RE}	FP		1.71	_	V _{DD}	V	
V _{REFN} ⁽²⁾	Negative Reference Voltage		_					Vssa			
f _{ADC} ⁽¹⁾	ADC clock		$1.71 \text{ V} \leq \text{V}_{DDA} \leq 3.6 \text{ V}$ $2.4 \text{ V} \leq \text{V}_{REFP} \leq \text{V}_{DDA}$ $1.71 \text{ V} \leq \text{V}_{DDA} \leq 2.4 \text{ V}$ $1.71 \text{ V} \leq \text{V}_{REFP} \leq \text{V}_{DDA}$				0.1	_	80	MHz	
IADC ^(*)	ADC CIOCK						0.1	_	60	MHz	
			Resoluti	$2.4 \text{ V} \le$ $\text{V}_{\text{DDA}} \le$ 3.6 V $2.4 \text{ V} \le$ $\text{V}_{\text{REFP}} \le$ V_{DDA}	-40 °C	f _{ADC} = 80 MHz	SMP	_	_	5.3	Mene
fs ⁽¹⁾	-	on = 12 bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ 2.4 V $1.71 \text{ V} \leq$ $V_{REFP} \leq$ V_{DDA}	≤ T _J ≤ 125 °C	f _{ADC} = 60 MHz	= 2.5	_	_	4	MSPS	





Sumbal	Daramatar				JU32					
Symbol	Parameter		1	ondition	5		Min	Тур	Max	Unit
		Resoluti	2.4 V≤V _{DDA} ≤3 .6 V 2.4 V≤V _{REFP} ≤ V _{DDA}	–40 °C ≤ TJ≤	f _{ADC} = 80 MHz	SMP	_	_	6.1	
		on = 10 bits	10 bits $\begin{vmatrix} 1.71 & V \leq \\ V_{DDA} \leq \\ 2.4 & V \\ 1.71 & V \leq \\ V_{REFP} \leq \\ V_{DDA} \end{vmatrix}$	1.71 V ≤ VDDA ≤ 125 °C	= 2.5			4.6		
		Resoluti	$2.4 \text{ V} \le$ $\text{V}_{\text{DDA}} \le$ 3.6 V $2.4 \text{ V} \le$ $\text{V}_{\text{REFP}} \le$ V_{DDA}	–40 °C ≤ Tյ ≤	f _{ADC} = 80 MHz	SMP	l		7.2	
		bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ 2.4 V $1.71 \text{ V} \leq$ $V_{REFP} \leq$ V_{DDA}	125 °C	f _{ADC} = 60 MHz	= 2.5	_		5.4	
		Resoluti	$2.4 \text{ V} \le$ $\text{V}_{\text{DDA}} \le$ 3.6 V $2.4 \text{ V} \le$ $\text{V}_{\text{REFP}} \le$ V_{DDA}	_40 °C	f _{ADC} = 80 MHz	SMP	ı		8.8	
		bits	$1.71 \text{ V} \leq$ $V_{DDA} \leq$ 2.4 V $1.71 \text{ V} \leq$ $V_{REFP} \leq$ V_{DDA}	≤ 125 °C / / ≤ ≤	f _{ADC} = 60 MHz	= 2.5	_	_	6.6	
t _{TRIG} (1)	External		Reso	lution = 1	2 hits				15	1/f _{ADC}
TIRIG' /	trigger period		1,630	.a.i.oii = 1					13	ITTADC
Vain	Conversion voltage range			_			0	_	V _{REF}	V



Common Mode input Common	Symbol	eter	arameter Conditions	Min	Тур	Max	Unit
VCMIV mode input voltage	-						
Voltage	Veniv				V _{REFP} /		
Resolution = 12 bits	V CIVIIV	-			2		
Resolution = 10 bits		<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>	*	1070			
Rain input impedance Resolution = 8 bits — — — 153 KG Resolution = 6 bits — — — 192 Rador Rador Internal — — — — 250 — — — — — 7.5 — pl ADC Power-		nal	External	+			
Internal	R _{AIN}	t —	input	+-	_		kΩ
Radic Internal resistance — — — 250 — Compared — — 7.5 — please — — — 7.5 — please — — — 7.5 — please — — — — 7.5 — please — — — — — — — — — — — — — — — — — — —		nce	npedance ————————————————————————————————————		_		
R _{ADC} resistance — — 250 — Ω					_	192	
resistance CADC Input — 7.5 — pl ADC Power-	RADC	al	Internal		250		Ω
CaDC capacitance — 7.5 — pl		nce	esistance				
capacitance 'ADC Power-	CARC	t	Input		7.5	_	pF
	OADC	ance	pacitance		7.0		Pi
LSTAB	+	wer-	OC Power-		4		
up time	LSTAB	пе	up time		'		μs
Offset		et .	Offset				
toff_cal calibration — 46 — — 1/fa	toff_cal	tion	alibration —	46	_	_	1/f _{ADC}
time		;	time				
Sampling 640.		ing	Sampling			640.	
t_s t_s t_{ime} t_{ime	t _s	,	time	2.5	_	5	1/f _{ADC}
Total		.I	Total				
conversion		sion	onversion				
time		,	time				
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	tconv		Resolution = N bits	3+N	_	—	1/f _{ADC}
sampling		-					
time)		-					

- (1) Value guaranteed by design, not 100% tested in production.
- (2) Depending on the package, V_{REFP} can be internally connected to V_{DDA} and V_{REFN} to V_{SSA} .
- (3) Value guaranteed by characterization, not 100% tested in production.

Table 4-38. ADC R_{AIN} max for f_{ADC} = 80 MHz (12-bit ADC) ⁽¹⁾⁽²⁾

Resolution	Sampling cycles @ 80 MHz	R _{AIN} max (kΩ)
	2.5	0.17
	6.5	0.86
	12.5	1.89
12 bits	24.5	3.95
	47.5	7.90
	92.5	15.6
	247.5	42.2
	640.5	109
	2.5	0.25
10 hita	6.5	1.05
10 bits	12.5	2.25
	24.5	4.65



Resolution	Sampling cycles @ 80 MHz	R _{AIN} max (kΩ)
	47.5	9.26
	92.5	18.2
	247.5	49.3
	640.5	128
	2.5	0.35
	6.5	1.31
	12.5	2.75
0 h:t-	24.5	5.64
8 bits	47.5	11.1
	92.5	21.9
	247.5	59.2
	640.5	153
	2.5	0.50
	6.5	1.70
	12.5	3.50
C hite	24.5	7.11
6 bits	47.5	14.0
	92.5	27.5
	247.5	74.1
-	640.5	192

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-39. ADC dynamic accuracy at $f_{ADC} = 60$ MHz $V_{REFP} = 1.8$ $V^{(1)(2)}$

Symbol	Parameter	Test condit	Test conditions		Тур	Max	Unit
ENOB	Effective number of bits		Single ended	_	10.9	-	bits
ENOB	Effective number of bits		Differential	_	11.4	_	DILS
CNIDD	Signal-to-noise and	f _{ADC} = 60 MHz	Single ended	_	67.5	_	
SNDR	distortion ratio	V _{REFP} = 1.8 V	Differential	_	70.7	_	
CND	Circulto naise natio	Input Frequency = 20	Single ended	_	67.6	_	dB
SNR	Signal-to-noise ratio	kHz	Differential	_	70.8	_	αь
TUD	Total harmonic		Single ended	_	-83.1	_	
THD	distortion		Differential	_	-86.6	_	

 $^{(1) \}quad \text{Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.}$

Table 4-40. ADC dynamic accuracy at f_{ADC} = 80 MHz V_{REFP} = 2.4 $V^{(1)(2)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 80 MHz	Single ended		11.1		bits
	Effective fluffiber of bits	V _{REFP} = 2.4 V	Differential	_	11.6	_	DILS
SNDR	Signal-to-noise and	Input Frequency = 20	Single ended	_	68.7	_	dB
	distortion ratio	kHz	Differential		71.6	١	uБ

⁽²⁾ The R_{AIN} value was calculated by theory and stray capacitance of actual pcb has not been taken into account.

⁽²⁾ The test was carried out under the LDO power supply mode.

Symbo	Parameter	Test condit	ions	Min	Тур	Max	Unit
CNID	Cignal to paige ratio		Single ended	_	68.8	_	
SNR	Signal-to-noise ratio		Differential	_	71.7	_	
THD	Total harmonic		Single ended	_	-83.6	_	
וחט	distortion		Differential	1	-86.8		

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-41. ADC dynamic accuracy at $f_{ADC} = 80 \text{ MHz } V_{REFP} = 3.3 \text{ V}^{(1)(2)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	_	11.1	_	bits
	Ellective number of bits		Differential	_	11.5	_	טונס
CNIDD	Signal-to-noise and	f _{ADC} = 80 MHz	Single ended		68.5	_	
SNDR	distortion ratio	$V_{REFP} = 3.3 V$	Differential	_	71.5	_	
CND	Cignal to paigo ratio	Input Frequency = 20	Single ended		68.6	_	40
SNR	Signal-to-noise ratio	kHz	Differential		71.6	_	dB
TUD	Total harmonic		Single ended	_	-83.3	_	
THD	distortion		Differential		-85.9	1	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-42. ADC static accuracy at f_{ADC} = 60 MHz V_{REFP} = 1.8 $V^{(1)(2)}$

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error		Single ended	±1.5	_	
EO	Oliset error	f _{ADC} = 60 MHz	Differential	±0.5	_	
DNII	Differential linearity	V _{REFP} = 1.8 V	Single ended	+1.1 / -1	_	LCD
DNL	error	Input Frequency = 1	Differential	±0.9	_	LSB
INL	Integral linearity error	kHz	Single ended	±0.8	_	
IINL	Integral linearity error		Differential	±1	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-43. ADC static accuracy at f_{ADC} = 80 MHz V_{REFP} = 2.4 $V^{(1)(2)}$

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error		Single ended	±1	_	
	Oliset error	f _{ADC} = 80 MHz	Differential	±0.5	_	
DNI	Differential linearity	V _{REFP} = 2.4 V	Single ended	±0.7	_	LSB
DNL	error	Input Frequency = 1	Differential	±0.5	_	LSD
INII	Integral linearity error	kHz	Single ended	±1.2	_	
INL	Integral linearity error		Differential	±1.2	_	

- (1) Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.
- (2) The test was carried out under the LDO power supply mode.

Table 4-44. ADC static accuracy at f_{ADC} = 80 MHz V_{REFP} = 3.3 $V^{(1)(2)}$

Symbol	Parameter	Test conditions		Тур	Max	Unit
EO	Offset error	f _{ADC} = 80 MHz	Single ended	±1		LSB

		V _{REFP} = 3.3 V	Differential	±0.5	_	
DNL	Differential linearity	Input Frequency = 1	Single ended	±0.5	_	
DINL	error	kHz	Differential	±0.5	_	
INL	Integral linearity error		Single ended	±1.5	_	
IINL	Integral linearity error		Differential	±0.9	_	

⁽¹⁾ Guaranteed by characterization results for BGA packages. The values for LQFP packages might differ.

4.17. High-precision temperature sensor characteristics

Table 4-45. High-precision temperature sensor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V ₂₅ ⁽¹⁾	Uncalibrated Offset	$T_J = 25^{\circ}C$	_	1005.62	_	mV	
E _{OFF} ⁽¹⁾	Uncalibrated Offset Error	$T_J = 25^{\circ}C$		1.5		mV	
Avg_Slope ⁽¹⁾	Average slope	_	_	3.3	_	mV/°C	
E _M ⁽¹⁾	Slope Error	_	_	30	_	μV/°C	
L INI(2)	Lincarity	$T_J = -40 ^{\circ}\text{C}$ to		1.5		°C	
LIN ⁽²⁾	Linearity	125 °C	_	1.5	_	C	
+	ADC sampling time when	_	10	_		110	
t _{s_temp}	reading the temperature					μs	
t _{ON} ⁽¹⁾	Turn-on Time	$f_{ADC} = 5 \text{ MHz},$		37.8			
LON(1)		t_{s_temp} = 10 μs	_	31.0	_	μs	
ETOT ⁽¹⁾⁽³⁾	Temp Sensor Error Using	T. – 40 °C to		-2~4	_		
	Typical Slope and	$T_J = -40 ^{\circ}\text{C}$ to	_			°C	
	Factory-Calibrated Offset	125 °C					

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-46. High-precision temperature sensor calibration values

Symbol	Parameter	Memory address
HPTS_CAL	High-precision temperature sensor raw	0x1FF0F7C4
	data acquired value at 25°C,V _{REFP} = 3.3 V	0.817707704

4.18. Temperature sensor characteristics

Table 4-47. Temperature sensor characteristics(1)

Parameter		Тур	Max	Unit
VSENSE linearity with temperature		±3.5		°C
Average slope		1.84		mV/°C
Voltage at T _J = 25 °C	_	0.66	_	V
ADC sampling time when reading the temperature	_	17.1		μs
	VSENSE linearity with temperature Average slope Voltage at T _J = 25 °C	VSENSE linearity with temperature — Average slope — Voltage at T _J = 25 °C —	VSENSE linearity with temperature — ±3.5 Average slope — 1.84 Voltage at T _J = 25 °C — 0.66	VSENSE linearity with temperature — ±3.5 — Average slope — 1.84 — Voltage at T _J = 25 °C — 0.66 —

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

⁽²⁾ The test was carried out under the LDO power supply mode.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.

⁽³⁾ The error is the average result of 100 times and represents the chip junction temperature error. The chip selfheating shall be considered when testing ambient temperature



(2) Shortest sampling time can be determined in the application by multiple iterations.

Table 4-48. Temperature sensor calibration values

Symbol	Parameter	Memory address
TO CAL1	Temperature sensor raw data acquired	0x1FF0F7C0
TS_CAL1	value at 25 °C, V _{REFP} = 3.3V	OXTFF0F7C0
TS_CAL2	Temperature sensor raw data acquired	0x1FF0F7C2
	value at -40 °C, V _{REFP} = 3.3V	0x1FF0F7G2

4.19. Low power digital temperature sensor characteristics

Table 4-49. Low power digital temperature sensor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽²⁾	Supply voltage	1	1.71	3.3	3.6	V
f _{DTS} ⁽¹⁾	Output Clock frequency	_	626	798	1030	kHz
T _{LC} ⁽¹⁾	Temperature linearity coefficient	ı	1307	2340	2744	Hz/°C
Ttotal(error) ⁽¹⁾	Temperature offset	$T_J = -40 ^{\circ}\text{C}$ to 25 $^{\circ}\text{C}$	-6.4	_	2.4	°C
TTOTAL(ERROR)	measurement	T _J = 25 °C to T _J max	-10.6	_	1.3	
twake_up(2)	Wake-up time from off					
	state until DTS ready bit	_	_	352	_	μs
	is set					
ILPDTS ⁽¹⁾	LPDTS consumption	_	_	26	_	μA

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.

4.20. Voltage reference buffer characteristics

Table 4-50. Voltage reference buffer characteristics⁽¹⁾

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
	Supply voltage	Normal	VREFS = 00	2.8	3.3	3.6	
		mode,	VREFS = 01	2.4	_	3.6	
		V _{DDA} =	VREFS = 10	2.1	_	3.6	
\/		3.3V	VREFS = 11	1.8	_	3.6	
Vdda			VREFS = 00	1.71	_	2.8	
		Degraded	VREFS = 01	1.71	_	2.4	V
		mode	VREFS = 10	1.71	_	2.1]
			VREFS = 11	1.71	_	1.8	
		Normal	VREFS = 00	2.493	2.5	2.507	
V _{REFBUF_O}	Voltage Reference	mode, at	VREFS = 01	2.052	2.0585	2.065	
UT	Buffer Output	3.3 V,	VREFS = 10	1.801	1.8072	1.814	
		-40 ~	VREFS = 11	1.502	1.5065	1.512	

⁽²⁾ Value guaranteed by design, not 100% tested in production.



	OD3211737 AX Datastilee							
Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit	
		85 °C ⁽²⁾						
			VREFS = 00	V _{DDA} -50mV	_	V_{DDA}		
		Dograded	VREFS = 01	V _{DDA} -50mV	_	V_{DDA}		
		Degraded mode	VREFS = 10	V _{DDA} -50mV	_	V_{DDA}		
		mode	VREFS = 11	V _{DDA} -		V _{DDA}		
			VKEF3 - II	210mV	_	V DDA		
TRIM	Trim step resolution		_	_	0.14	0.152	%	
C _L	Load capacitor		_	0.5	1	1.5	μF	
ESR	Equivalent Serial					2	Ω	
LON	Resistor of CL		_				12	
ILOAD	Load current		_	_	_	4	mA	
		CL = 0.5 μF	_	_	546	_		
t start	Start-up time	CL = 1 μF	_	_	546	_	μs	
		CL= 1.5 μF	_	_	546	_		
	VREFBUF consumption from VDDA	ILOAD = 0			75.4	88.4		
		μΑ	_		70.1	00.1		
IDDA		ILOAD = 500		_	75.7 75.8	88.8		
(V _{REFBUF})		μΑ	<u> </u>				μA	
		ILOAD = 4	_					
		mA			70.0	00.1		
	Control of maximum			_	11	_	mA	
IINRUSH	DC current drive on		_					
	VREFBUF_OUT during						ША	
	startup phase							
		2.8 V ≤	lload = 500 μA	_	236	_	ppm	
Regu _(LINE)	Line regulation	VDDA≤3.6	Iload = 4 mA	_	264	_	/V	
		V						
Regu _{(LOAD}	Load regulation	500 μA ≤					ppm	
		ILOAD ≤ 4	Normal mode	_	66 —	_	/ mA	
,		mA						
_	T	40.00	4T. 4.405.00			Tcoeff(ppm	
T _{COEFF}	Temperature drift	−40 °C < TJ < +125 °C		_		V _{REFINT)}	/°C	
		DC			05	+30		
PSRR	Power supply	DC	<u> </u>	_	65	_	dB	
	rejection	100 kHz	_	_	35	_		

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



4.21. CMP characteristics

Table 4-51. CMP characteristics(1)

Symbol	Parameter	Cond	itions	Min	Тур	Max	Unit
V_{DDA}	Operating voltage	_	_	1.71	3.3	3.6	V
V _{IN}	Input voltage range	_	_	0	_	V_{DDA}	V
Vsc	Scaler offset voltage	_	_	_	3.5	11	mV
IDDA (OGALED)	Scaler static consumption	BRG_EN = 0 (bridge disable)	_	200	226	
IDDA(SCALER)	from VDDA	BRG_EN = 1 (bridge enable)	_	800	942	μΑ
tstart_scaler	Scaler startup time	_	_	_	_	120	μs
	Propagation delay for 200	Ultra-low p	ower mode	_	612	1217	ns
	mV step with 100 mV	Medium po	ower mode	_	102	165	ns
	overdrive	High speed	power mode	_	32.4	54	ns
$t_D^{(2)}$	Propagation delay for	Ultra-low p	ower mode	_	930	1650	ns
	step > 200 mV with 100	Medium po	ower mode	_	127	178	ns
	mV overdrive only on positive inputs	High speed power mode		_	35.4	58	ns
	Comparator startup time to	High-spe	ed mode	_	_	1.4	
t _{START}	reach propagation delay	Mediun	n mode		_	2.1	μs
	specification	Ultra-low-p	ower mode	_	_	11.6	
			Static	_	419	434	
		Ultra-low power mode	With 50 kHz ±100 mV overdrive square signal	_	1890	_	nA
			Static	_	4.25	4.30	
IDDA(CMP)	Current consumption from V _{DDA}	Medium power mode	With 50 kHz ±100 mV overdrive square signal	_	3.95	_	4
			Static	_	45.4	46.2	μΑ
		High speed power mode	With 50 kHz ±100 mV overdrive square signal	_	40.5	_	
V _{offset}	Offset error	_		_	4	18	mV
		No Hys	steresis	_	0	_	-
M	I livete mani- M-lt	Low Hy	steresis	7	10	17	
V_{hyst}	Hysteresis Voltage	Medium H	Medium Hysteresis		20	34	mV
		High Hy	steresis	23	30	52	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



4.22. Temperature and VBAT monitoring

Table 4-52. VBAT monitoring characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for VBAT		25	_	kΩ
Q	Ratio on VBAT measurement		4	_	_
Er	Error on Q		_	+10	%
tsample(vbat)	ADC sampling time when reading VBAT input	10	_	_	μs
V _{BAT} (high)	High supply monitoring	_	3.56	_	V
V _{BAT(low)}	Low supply monitoring	_	1.36	_	V

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-53. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{BC} B	Pottory oborging register	VCRSEL = 0	_	5	_	٠,
	Battery charging resistor	VCRSEL = 1	_	1.5	_	kΩ

Table 4-54. Temperature monitoring characteristics⁽¹⁾

Symbol	Parameter		Тур	Max	Unit
TEMPhigh	High temperature monitoring	_	120	_	°C
TEMPlow	Low temperature monitoring	_	-27	_	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.23. DAC characteristics

Table 4-55. DAC characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DDA}	Operating voltage	_		1.8	3.3	3.6	V
V _{REFP}	Positive Reference Voltage	_		1.8		V_{DDA}	V
V _{REFN}	Negative Reference	_			V_{SSA}		V
VICEIN	Voltage				V 33A		v
			connected	5	_		
R _{LOAD} (1)	Resistive load	Resistive load with	to V _{SSA}	5			kΩ
I CLOAD.	1 (00.01.70 100.0	buffer ON	connected	5			KZ2
			to V _{DDA}	5			
Ro ⁽¹⁾	Impedance output	Impedance output w	ith buffer			15	kΩ
T(O)	impedance output	OFF	OFF			2	N22
	Output impedance sample						
R _{BON} ⁽¹⁾	and hold mode, output	DAC output buffe	r ON	_	_	1.5	
	buffer ON						kΩ
	Output impedance sample						N22
R _{BOFF} ⁽¹⁾	and hold mode, output	DAC output buffer OFF		_	_	1.5	
	buffer OFF						



GD32H737xx Datasheet

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
C _{LOAD} ⁽¹⁾		DAC output buffe			_	50	pF
C _{SH} ⁽¹⁾	Capacitive load	Sample and Hold		_	0.1	1	μF
	Voltage on DAC_OUT	DAC output buffe		0.2	_	V _{DDA} -	V
VDAC_OUT	output	DAC output buffer	r OFF	0	_	V _{DDA} - 1LSB	V
	Settling time (full scale: for	Normal mode, DAC	±1 LSB		1.06	_	
	a 12-bit code transition	output buffer ON, CL ≤	±2 LSB		0.38		
	between the lowest and the	50 pF,RL ≥ 5 kΩ	±4 LSB		0.33		
tsettling ⁽¹⁾	highest input codes when	30 pr,nL ≥ 3 kΩ	±8 LSB		0.30	_	116
tSETTLING . /	DAC_OUT reaches the						μs
	final value of ±0.5 LSB,	Normal mode, DAC ou	tput buffer		4.05	2.5	
	±1 LSB, ±2 LSB, ± 4LSB,	OFF, ±1LSB CL =	10 pF		1.95	2.5	
	±8 LSB)						
	Wakeup time from off state	Normal mode, DAC ou	tput buffer		Г	40	
	(setting the ENx bit in the	ON, CL ≤ 50 pF, RL	. = 5 kΩ		5	10	
twakeup(1)	DAC Control register) until		"				μs
	the final value of ±1LSB is	Normal mode, DAC ou	•	_	2	5	
	reached	OFF, CL ≤ 10 _l	oF				
	Power supply rejection						
PSRR	ratio(to V _{DDA})	No R _{Load} , $C_{LOAD} = 50 \text{ pF}$		50	70		dB
	Sampling time in Sample	MODE<2:0>_V12 = 100 / 101					
	and Hold mode	(BUFFER ON)		_	0.8	1.1	
	C _L = 100 nF	MODE<2:0>_V12 = 110 (BUFFER					ms
	(code transition between	OFF)		_	9.20	10.5	
t _{SAMP} ⁽¹⁾	the lowest input code and	- ,					
	the highest input code	MODE<2:0>_V12 = 111	(INTERNAL				
	when DAC_OUT reaches	BUFFER OFF	,	_	1.75	2.30	μs
	the ±1 LSB final value)	20.12.011	,				
	Internal sample and hold						
Clint	capacitor	_		5.5	7	8.5	pF
tткім	Middle code offset trim time	Minimum time to verify	/ the each	100	_	_	μs
	A	code	,		070		
V _{offset}	Middle code offset for 1	V _{REFP} = 3.6 \		_	870	_	μV
	trim code step	V _{REFP} = 1.8 \		_	435	_	
			No load,				
			middle code	_	330	_	
I _{DDA} (1)(2)	DAC current consumption	DAC output buffer ON	(0x800)				μA
	in quiescent mode	,	No load,				
			worst code	_	330	_	
			(0xF1C)				



GD32H737xx Datasheet

	Symbol	Parameter	Conditions		Min	Тур	Max	Unit
			DAC output buffer OFF	No load, middle/ worst code (0x800)	_	1		
			Sample and Hold mode	Sample and Hold mode, C _{SH} = 100 nF		330*T _{ON} / (T _{ON} +T _{OFF}		
		iii quiescent mode	DAC output buffer ON	No load, middle code (0x800)	_	100	_	
			DAG output buller ON	No load, worst code (0xF1C)	_	300		
	I _{DDVREFP} ⁽¹⁾		DAC output buffer OFF	No load, middle code (0x800)	_	85	_	μΑ
			Sample and Hold mode, Buffer ON, C _{SH} = 100 nF (middle code)		_	100*T _{ON} / (T _{ON} +T _{OFF}		
			Sample and Hold mode, C _{SH} = 100 nF (midd	_	85*Ton/ (Ton+Toff			

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-56. DAC accuracy

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
DNL ⁽²⁾	Differential non	DAC output bu	iffer ON			±2	LSB
DNL	linearity	DAC output buffer OFF			_	±2	LOD
INL ⁽²⁾	Integral non linearity	DAC output bu	DAC output buffer ON		_	±4	LSB
IINL\-/	integral non linearity	DAC output but	ffer OFF		_	±4	LSD
	Offset error at code	DAC output buffer ON	V _{REFP} = 3.6 V		1	±15	
Offset ⁽¹⁾	0x800	V _{REFP} = 1.8 V				±30	
	0.000	DAC output buffer OFF		l	I	±8	LSB
	Offset error at code		V _{REFP} = 3.6 V		_	±6	LOD
OffsetCal ⁽²⁾	0x800 after factory calibration	DAC output buffer ON	V _{REFP} = 1.8 V		_	±8	
Gain ⁽²⁾	Gain error	DAC output buffer ON			_	±0.5	%
Gall (-/	Gaiii eiioi	DAC output but	ffer OFF	_	_	±0.5	/0

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

²⁾ Ton is the refresh phase duration, while Toff is the hold phase duration. Refer to the product reference manual for more details.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.




4.24. I2C characteristics

Table 4-57. I2C characteristics(1)(2)(3)

Symbol	Parameter	Conditions	Standard mode		Fast n	node		mode us	Unit
			Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6	_	0.2		μs
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	0.5		μs
tsu(SDA)	SDA setup time	_	250	_	100	_	50	_	ns
t _{H(SDA)}	SDA data hold time	_	0	3450	0	900	0	450	ns
t _R (SDA/SCL)	SDA and SCL rise time	_	_	1000	_	300	_	120	ns
t _F (SDA/SCL)	SDA and SCL fall time	_	_	300	_	300	_	120	ns
t _{H(STA)}	Start condition hold time	_	4.0		0.6		0.26	ı	μs
tsu(STA)	Repeated Start condition setup time	_	4.7	_	0.6	_	0.26	l	μs
tsu(sto)	Stop condition setup time	_	4.0	_	0.6	_	0.26	_	μs
tвиғғ	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	0.5	_	μs

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-16. I2C bus timing diagram



⁽²⁾ To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz.

⁽³⁾ The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



Table 4-58. I2C analog filter delay characteristics⁽¹⁾

Symbo	Parameter	Conditions	Min	Тур	Max	Unit
t _{AF}	Analog filter delay time	_	50	80	130	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.25. SPI characteristics

Table 4-59. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	_	_	_	125	MHz
t _{SCK(H)}	SCK clock high time	_	3	4	5	ns
t _{SCK(L)}	SCK clock low time	_	3	4	5	ns
		SPI master mode				
t _{V(MO)}	Data output valid time	_	_	1	_	ns
t _{H(MO)}	Data output hold time	_	_	1	_	ns
t _{SU(MI)}	Data input setup time	_	3	_	_	ns
t _{H(MI)}	Data input hold time	_	3	_	_	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	2	_	_	ns
t _{H(NSS)}	NSS enable hold time	_	1	_	_	ns
t _{A(SO)}	Data output access time	_	_	13	_	ns
t _{DIS(SO)}	Data output disable time	_	_	1	_	ns
t _{V(SO)}	Data output valid time	_	_	8	_	ns
t _{H(SO)}	Data output hold time	_	_	7	_	ns
t _{SU(SI)}	Data input setup time	_	2		_	ns
t _{H(SI)}	Data input hold time	_	2	_	_	ns

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.



Figure 4-17. SPI timing diagram - master mode





Figure 4-18. SPI timing diagram - slave mode



4.26. OSPI characteristics

Table 4-60. Standard OSPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
	SDR mode							
fsck	SCK clock frequency	_	_	_	100	MHz		



GD32H737xx Datasheet

000000000000000000000000000000000000000										
Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
	SCK clock high time, even division	_	t _(CK) /2	_	t _(CK) /2+1	ns				
t _{SCK(H)}	SCK clock high time, odd		(n/2)*t _(CK) /		(n/2)*t _(CK) /					
	division	_	(n+1)		(n+1)+1	ns				
	SCK clock low time, even division	_	t _(CK) /2-1	_	t _(CK) /2	ns				
tsck(L)	SCK clock low time, odd division	_	(n/2+1)*t ₍ c _{K)} / (n+1)-1	ı	(n/2+1)*t ₍ CK) /(n+1)	ns				
t _{V(MO)}	Data output valid time	_	_	0.5	1	ns				
t _{H(MO)}	Data output hold time	_	0	_	_	ns				
t _{SU(MI)}	Data input setup time	_	3.0		_	ns				
t _{H(MI)}	Data input hold time	_	1.5		_	ns				
DTR mode(no DQS)										
f _{SCK}	SCK clock frequency	_	_	_	57	MHz				
4	SCK clock high time, even division	_	t _(CK) /2	_	t _(CK) /2+1	ns				
t _{SCK(H)}	SCK clock high time, odd division	_	(n/2)*t _(CK) / (n+1)	_	(n/2)*t _(CK) / (n+1)+1	ns				
	SCK clock high time, even division	_	t _(CK) /2-1		t _(CK) /2	ns				
tsck(L)	SCK clock high time, odd division	-	(n/2+1)*t ₍ CK)/ (n+1)-1		(n/2+1)*t ₍ _{CK)} /(n+1)	ns				
1		DHQC = 0	_	6	7					
t _{VR(SO)}	Data output valid time	DHQC = 1, Prescaler = 1,2	_	t _{pclk} /4 + 1	t _{pclk} /4+1.2 5 (6)	ns				
		DHQC = 0	4.5		_					
thr(so)	Data output hold time	DHQC = 1, Prescaler = 1,2	t _{pclk} /4	_	_	ns				
tsur(si)	Data input setup time	_	3.0	_	_	ns				
t _{HR(SI)}	Data input hold time	_	1.50		_	ns				

⁽¹⁾ Value guaranteed by characterization, not 100% tested in production.



Figure 4-19. OSPI timing diagram - SDR mode





Figure 4-20. OSPI timing diagram - DTR mode



4.27. CPDM characteristics

Table 4-61. CPDM characteristics

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
t _{init}	Initial delay		2	TBD	9	ps
t∆	Unit Delay		31	TBD	65	ps

- (1) Value guaranteed by characterization, not 100% tested in production.
- (2) Value guaranteed by design, not 100% tested in production.

4.28. HPDF characteristics

Table 4-62. HPDF characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f HPDFCLK	HPDF clock		_	f _{APB2}	fsysclk	
fскіn (1 / Тскіn)	Input clock frequency	SPI mode(SITYP[1:0] = 01)	_	_	20 (fhpdfclk/ 4)	MHz
fскоит	Output clock	_	_	_	20	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	frequency					
	Output clock					
Dutyскоит	frequency duty	_	30	50	75	%
	cycle					
t	Input clock high and	SPI mode(SITYP[1:0] = 01),	Tckin / 2-	T _{CKIN} /		
twh(CKIN)	low time	External clock	0.5	2	_	
t _{wi(CKIN)}		mode(SPICKSS[1:0] = 0)	0.5			no
	Data input setup time	SPI mode(SITYP[1:0] = 01),				ns
tsu		External clock	1	_	_	
		mode(SPICKSS[1:0] = 0)				
		SPI mode(SITYP[1:0] = 01),				
th	Data input hold time	External clock	1	_	_	
	Jana mparmora mino	mode(SPICKSS[1:0] = 0)				
		(=:\::\:\:\:\:\:\:\				
	Manchester data	Manchester mode(SITYP[1:0] =	(CKOUT		(2*CKOU	
T _{Manchester}	period(recovered	10 or 11), Internal clock	DIV+1)*T	_	TDIV)*T _H	
	clock period)	$mode(SPICKSS[1:0] \neq 0)$	HPDFCLK		PDFCLK	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.29. SAI characteristics

Table 4-63. SAI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{MCK}	SAI Main clock output	_	_	_	50	
	SAI clock frequency	Master transmitter, 2.7 V ≤ V _{DD} ≤ 3.6 V	_	_	45	
		Master transmitter, 1.71 V ≤ V _{DD} ≤ 3.6 V	_	_	32	
fск		Master receiver, 1.71 V ≤ V _{DD} ≤ 3.6 V	_		32	MHz
		Slave transmitter, 2.7 V ≤ V _{DD} ≤ 3.6 V	_		47.5	
		Slave transmitter, 1.71 V ≤ V _{DD} ≤ 3.6 V	_	_	41.5	
		Slave receiver, 1.71 V ≤ V _{DD} ≤ 3.6 V		_	50	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Output speed is set to OSPEEDRy[1:0] = 10; Capacitive load C = 30 pF; Measurement points are done at COMS levels: $0.5 * V_{DD}$.



4.30. I2S characteristics

Table 4-64. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 32 bits,		6.25		
f _{CK}	Clock frequency	Audio frequency = 96 kHz)		0.25	_	MHz
		Slave mode	_	_	12.5	
tн	Clock high time		_	80	_	ns
tL	Clock low time	_	_	80	_	ns
t _{V(WS)}	WS valid time	Master mode	_	3	_	ns
t _{H(WS)}	WS hold time	Master mode	_	3	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	3	_	_	ns
Duay	I2S slave input clock duty	Clave made		50		%
Ducy _(SCK)	cycle	Slave mode	_	50	_	70
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t _{su(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hald time	Master receiver	1	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	3	_	_	ns
4	Data autout valid time	Slave transmitter			0	
t _{v(SD_ST)}	Data output valid time	(after enable edge)	_		9	ns
	Data autout hald time	Slave transmitter				
th(SD_ST)	Data output hold time	(after enable edge)	6		_	ns
4	Data autout valid fire a	Master transmitter			6	20
t _{v(SD_MT)}	Data output valid time	(after enable edge)			6	ns
4	Data output hold times	Master transmitter	_	_		
t _{h(SD_MT)}	Data output hold time	(after enable edge)	0		_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by characterization, not 100% tested in production.



Figure 4-21. I2S timing diagram - master mode





Figure 4-22. I2S timing diagram - slave mode



4.31. USART characteristics

Table 4-65. USART characteristics in Synchronous mode(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	Fplckx = 300 MHz	_	_	37.5	MHz
tsck(H)	SCK clock high time	Fplckx = 300 MHz	13.3	_	_	ns



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SCK(L)}	SCK clock low time	Fplckx = 300 MHz	13.3	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-66. USART characteristics in Smartcard mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	SCK clock frequency	Fplckx = 300 MHz	_	_	150	MHz
t _{SCK(H)}	SCK clock high time	Fplckx = 300 MHz	3.33	_	_	ns
t _{SCK(L)}	SCK clock low time	Fplckx = 300 MHz	3.33	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.32. SDIO characteristics

Table 4-67. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{PP} (3)	Clock frequency in data transfer		0		120	MHz			
IPP(°)	mode	_	U	_	120	IVITZ			
tw(ckl) (3)	Clock low time	f _{pp} = 52 MHz	_	9.63	_	ns			
tw(ckh) (3)	Clock high time	$f_{pp} = 52 \text{ MHz}$	_	9.58	_	ns			
CMD, D inputs (referenced to CK) in MMC and SD HS mode									
t _{ISU} (4)	Input setup time HS	_	3	_	_	ns			
t _{IH} ⁽⁴⁾	Input hold time HS	_	1	_	_	ns			
	CMD, D outputs (referenced to	CK) in MMC ar	nd SD HS	mode					
tov ⁽³⁾	Output valid time HS		_	5.5	6	ns			
tон ⁽³⁾	Output hold time HS		4	_	_	ns			
	CMD, D inputs (referenced	d to CK) in SD d	efault mo	de					
t _{ISUD} ⁽⁴⁾	Input setup time SD	_	2	_	_	ns			
t _{IHD} (4)	Input hold time SD	_	1	_	_	ns			
	CMD, D outputs (reference	d to CK) in SD o	lefault mo	ode					
t _{OVD} (3)	Output valid default time SD	_	_	1	1	ns			
t _{OHD} (3)	Output hold default time SD	_	0	_	_	ns			

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.33. CAN characteristics

Refer to <u>Table 4-30. I/O static characteristics</u> for more details on the input/output alternate function characteristics (CANTX and CANRX).

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}.$

⁽³⁾ Value guaranteed by characterization, not 100% tested in production.

⁽⁴⁾ Value guaranteed by design, not 100% tested in production.



4.34. USBHS characteristics

Table 4-68. USBHS DC electrical characteristics(1)

Sym	bol	Parameter	Conditions	Min	Тур	Max	Unit
V _D	D	USB operating voltage	_	3		3.6	V
		LS/FS FUNCT	IONALITY				
	V _{DIFS}	Differential input sensitivity(FS / LS)	_	0.2	_	_	
Input	V _{CMFS}	Differential common mode range(FS / LS)	Includes V _{DI} range	0.8	_	2.5	
levels	VILSE	Single ended receiver low level input voltage(FS / LS)	_	_	_	0.8	V
	VIHSE	Single ended receiver high level input voltage(FS / LS)	_	2.0	_		
Output	Volfs	Static output level low(FS / LS)	R _L of 1.0 kΩ to 3.63 V			0.3	V
levels	V _{OHFS}	Static output level high(FS / LS)	R_L of 15 k Ω to V_{SS}	2.8	3.3	3.6	V
R _P	_	USBHS_DM/DP	$V_{IN} = V_{DD}$	17.6	21	24.7	
ΚP	D	PA9(USBHS_VBUS)	VIN - VDD	0.77	0.9	1.1	kΩ
R _P		USBHS_DM/DP	V _{IN} = V _{SS}	1.3	1.5	1.83	
TAP	0	PA9(USBHS_VBUS)	V IIV — V 55	0.28	0.3	0.42	
ZHSE	DRV	Driver Output Impedance	Steady state drive	40.5	45	49.5	Ω
		HS FUNCTIO	DNALITY				
	V _{DIHS}	Differential input sensitivity(HS)	_	0.1	_	_	V
Input levels	V _{CMHS}	Differential common mode range(HS)	_	-50	_	500	mV
leveis	V _{HSSQ}	HS Squelch Detection Threshold	_	100	_	150	mV
	V _{HSDSC}	HS Disconnect Threshold	_	525	_	625	mV
Output	Volhs	High speed low level output voltage	45 Ω load	-10	_	10	mV
levels	Vohhs	High speed high level output voltage	45 Ω load	360	400	440	mV

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-69. USBHS dynamic characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{FR}	Rise time(FS / LS)	CL = 50 pF	4	5	20	ns
T _{HSR}	Differential Rise Time(HS)	_	500	600	_	ps
T_{FF}	Fall time(FS / LS)	CL = 50 pF	4	5	20	ns
T _{HSF}	Differential Fall Time(HS)	_	500	600	_	ps
t _{RFM}	Rise/ fall time matching(FS / LS)	t _R / t _F	90	_	110	%
Vene	Output signal crossover		1.3		2.0	V
VCRS	voltage(FS / LS)		1.3		2.0	, v

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



Table 4-70. USBHS Charger Detection characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DAT_SRC}	Data Source Voltage	_	0.5	_	0.7	V
I _{DP_SRC}	Data Connect Current	_	7	_	13	uA
V _{DAT_REF}	Data Detect Voltage	_	0.25		0.4	V

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-71. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit	
V_{DD}	USBHS operating voltage	3.0		3.63	V	
fHCLK	$f_{\mbox{\scriptsize HCLK}}$ value to guarantee proper operation of USBHS	20	30 —			MHz
THCLK	interface	30		_	IVII IZ	
F _{START_8BIT}	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz	
FSTEADY	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz	
DSTART_8BIT	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%	
DSTEADY	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%	


⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-72. USB-ULPI Dynamic characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time	_	_	2	ns
tHC	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
tsD	Data in setup time	_	_	2	ns
t _{HD}	Data in hold time	0	_	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Figure 4-23. USBFS timings: definition of data signal rise and fall time



4.35. EXMC characteristics

Table 4-73. Asynchronous non-multiplexed SRAM / PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	5*Tfclk-1	5*Tfclk+1	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	0	_	ns
t _{w(NOE)}	EXMC_NOE low time	5*Tfclk-1	5*Tfclk+1	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	4*Tfclk-1	_	ns



Symbol	Parameter	Min	Max	Unit
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	4*Tfclk-1	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-74. Asynchronous non-multiplexed SRAM / PSRAM / NOR write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	3*Tfclk-1	3*Tfclk+1	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	Tfclk-1	_	ns
t _{w(NWE)}	EXMC_NWE low time	Tfclk-1	Tfclk+1	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	Tfclk-1	Tfclk+1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns
t _{h(AD NADV)}	EXMC_AD(address) valid hold time after	2*Tfclk-1	_	ns
TI(AD_NADV)	EXMC_NADV high	2 Holle I		110
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	Tfclk-1	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	Tfclk-1	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	0	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	Tfclk-1	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-75. Asynchronous multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	7*Tfclk-1	7*Tfclk+1	ns
tv(noe_ne)	EXMC_NEx low to EXMC_NOE low	3*Tfclk-1	_	ns
t _{w(NOE)}	EXMC_NOE low time	4*Tfclk-1	4*Tfclk+1	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	4*Tfclk-1	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	4*Tfclk-1	_	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.



	Symbol	Parameter	Min	Max	Unit
	$T_{h(AD_NADV)}$	EXMC_AD(adress) valid hold time after	Tfclk-1	Tfclk+1	no
		EXMC_NADV high	I ICIK- I		ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-76. Asynchronous multiplexed PSRAM / NOR write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	EXMC_NE low time	5*Tfclk-1	5*Tfclk+1	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	Tfclk-1	_	ns
t _{w(NWE)}	EXMC_NWE low time	3*Tfclk-1	3*Tfclk+1	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	Tfclk-1	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	Tfclk-1	Tfclk+1	ns
t	EXMC_AD(address) valid hold time after	Tfclk-1		no
t _{h(AD_NADV)}	EXMC_NADV high	TICIK-T	_	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	Tfclk-1		ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	Tfclk-1	ı	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	Tfclk-1	_	ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	Tfclk-1	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-77. Synchronous multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	Texmc_clk	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0		ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0		ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1	_	ns
td(CLKL-ADV)	EXMC_CLK low to EXMC_AD valid	0	_	ns
td(CLKL-ADIV)	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-78. Synchronous multiplexed PSRAM write timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	Texmc_clk	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

GD32H737xx Datasheet

Symbol	Parameter	Min	Max	Unit
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	1	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1	1	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0		ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-79. Synchronous non-multiplexed PSRAM / NOR read timings(1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	Texmc_clk	1	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	_	ns
t _d (CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	2*Tfclk-1	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-80. Synchronous non-multiplexed PSRAM write timings (1)(2)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	Texmc_clk	ı	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	1	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	2*Tfclk-1	1	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	1	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	1	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	1	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	2*Tfclk-1	1	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	2*Tfclk-1	_	ns
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0		ns
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0		ns

⁽¹⁾ $C_1 = 30 \text{ pF}.$

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.

⁽²⁾ Value guaranteed by design, not 100% tested in production.



Table 4-81. SDRAM read timings

Symbol	Parameter	Min	Max	Unit
tw(SDCLK)	EXMC_SDCLK period	2 Tfclk - 0.5	2 Tfclk +0.5	
tsu(SDCLKH _Data)	Data input setup time	3.5	_	
th(SDCLKH_Data)	Data input hold time	0	_	
td(SDCLKL_Add)	Address valid time	_	2.5	
td(SDCLKL- SDNE)	Chip select valid time	_	2.5	20
th(SDCLKL_SDNE)	Chip select hold time	0	_	ns
td(SDCLKL_NRAS)	NRAS valid time	_	2	
th(SDCLKL_NRAS)	NRAS hold time	0	_	
td(SDCLKL_NCAS)	NCAS valid time	_	2	
th(SDCLKL_NCAS)	NCAS hold time	0		

4.36. TIMER characteristics

Table 4-82. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
		_	1	_	t _{TIMERxCLK}
t_{res}	Timer resolution time	f _{TIMERxCLK} = 300 MHz	3.3	_	ns
	T:	_	0	ftimerxclk/2	MHz
f _{EXT}	Timer external clock frequency	f _{TIMERxCLK} = 300 MHz	0	333	MHz
		TIMER0 &			
		TIMER2 &			
		TIMER3 &			bit
		TIMER7&			
		TIMER14 &	16		
		TIMER15 &			
		TIMER16 &		16	
		TIMER30 &		10	Dit
		TIMER31 &			
RES	Timer resolution	TIMER40 &			
		TIMER41 &			
		TIMER42 &			
		TIMER43 &			
		TIMER44			
		TIMER1 &			
		TIMER4 &			
		TIMER5 &	_	32	bit
		TIMER6 &			
ı		TIMER22 &			



Symbol	Parameter	Conditions	Min	Max	Unit
		TIMER23			
		TIMER50 & TIMER51	_	64	bit
	16-bit counter clock	_	1	65536	t _{TIMERxCLK}
	period when internal clock is selected	f _{TIMERXCLK} = 300 MHz	0.0033	218.45	μs
	32-bit counter clock	_	1	4294967296	tTIMERXCLK
	period when internal clock is selected	f _{TIMERxCLK} = 300 MHz	0.0033	14316557.65	μs
	64-bit counter clock	_	1	18446744073709551616	tTIMERXCLK
	period when internal clock is selected	f _{TIMERxCLK} = 300 MHz	0.0033	61489146912365172.05	μs
	Maximum possible	_	_	65536x65536	t _{TIMERxCLK}
	count (16-bit)	f _{TIMERxCLK} = 300 MHz	_	14.3	s
	Maximum possible	_	_	4294967296x65536	tTIMERXCLK
t _{MAX_COUNT}	count (32-bit)	f _{TIMERxCLK} = 300 MHz	_	938249.9	s
	Maximum possible	_	_	18446744073709551616x65536	t _{TIMERxCLK}
	count (64-bit)	f _{TIMERXCLK} = 300 MHz	_	1119375758902.4	h

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

4.37. DCI characteristics

Table 4-83. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK /fHCLK	_	0.4	
DCI_PIXCLK	Pixel clock input	_	160	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2	_	ns
th(DATA)	Data output valid time	1	_	ns
tsu(HSYNC)	DCI_HS input setup time	2	_	ns
tsu(VSYNC)	DCI_VS input setup time	2	_	ns
th(HSYNC)	DCI_HS input hold time	1	_	ns
th(VSYNC)	DCI_VS input hold time	1	_	ns

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



4.38. WDGT characteristics

Table 4-84. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

		•	•	
Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] =	Max timeout RLD[11:0]	Unit
	•	0x000	= 0xFFF	
1/4	000	0.03125	511.90625	
1/8	001	0.03125	1023.78125	
1/16	010	0.03125	2047.53125	
1/32	011	0.03125	4095.03125	ms
1/64	100	0.03125	8190.03125	
1/128	101	0.03125	16380.03125	
1/256	110 or 111	0.03125	32760.03125	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.

Table 4-85. WWDGT min-max timeout value at 50 MHz (f_{PCLK1}) $^{(1)}$

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	81.92		5.24	
1/2	01	163.84		10.49	
1/4	10	327.68	μs	20.97	ms
1/8	11	655.36		41.94	

⁽¹⁾ Value guaranteed by design, not 100% tested in production.



5. Package information

5.1. BGA176 package outline dimensions


Figure 5-1. BGA176 package outline

Table 5-1. BGA176 package dimensions

Symbol	Min	Тур	Max
Α	0.54	0.61	0.68
A1	0.03	0.08	0.13
A2	0.48	0.53	0.58
A3	_	0.40	_
b	0.22	0.27	0.32
С	0.10	0.13	0.16
D	9.90	10.00	10.10
D1	_	9.10	_
E	9.90	10.00	10.10
E1	_	9.10	_
е	_	0.65	_
L	_	0.345	_
aaa	_	0.10	_
ccc	_	0.08	_
ddd	_	0.08	
eee	_	0.15	
fff	_	0.05	_



Figure 5-2. BGA176 recommended footprint





5.2. LQFP176 package outline dimensions

Figure 5-3. LQFP176 package outline





Table 5-2. LQFP176 package dimensions

Symbol	Min	Тур	Max
Α	_		1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
b	0.17	_	0.27
С	0.127		0.18
D	25.90	26.00	26.10
D1	23.90	24.00	24.10
E	25.90	26.00	26.10
E1	23.90	24.00	24.10
е	0.45	0.50	0.55
L	0.45	0.60	0.75
L1	_	1.00	_
θ	0°	3.5°	7°



Figure 5-4. LQFP176 recommended footprint





5.3. LQFP144 package outline dimensions

SECTION B-B


Figure 5-5. LQFP144 package outline

Table 5-3. LQFP144 package dimensions

Symbol	Min	Тур	Max
Α	_		1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	21.80	22.00	22.20
D1	19.90	20.00	20.10
E	21.80	22.00	22.20
E1	19.90	20.00	20.10
е	_	0.50	_
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-6. LQFP144 recommended footprint





5.4. LQFP100 package outline dimensions

Figure 5-7. LQFP100 package outline





Table 5-4. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-8. LQFP100 recommended footprint





5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

Ψ_{JB}: Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
θја	Natural convection, 2S2P PCB	BGA176	33.5	°C/W
		LQFP176	50.13	
		LQFP144	47.23	
		LQFP100	47.842	
Ө .лв	Cold plate, 2S2P PCB	BGA176 2	21.5	°C/W
OJB	Cold plate, 202P PCB	LQFP176	38.5	



GD32H737xx Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP144	34.38	
		LQFP100	33.877	
	Cold plate, 2S2P PCB	BGA176	12.3	°C/W
θјс		LQFP176	7.57	
		LQFP144	10.09	
		LQFP100	7.428	
	Natural accounting OCOD DOD	BGA176	21.6	°C/W
ΨЈВ		LQFP176	39.67	
	Natural convection, 2S2P PCB	LQFP144	35.68	
		LQFP100	34.062	
Ψлτ	Natural convection, 2S2P PCB	BGA176	0.4	°C/W
		LQFP176	0.64	
		LQFP144	0.58	
		LQFP100	0.33	

^{(1):} Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32H737xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32H737VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32H737VIT6	2048	LQFP100	Green	Industrial -40°C to +85°C
GD32H737VMT6	3840	LQFP100	Green	Industrial -40°C to +85°C
GD32H737ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32H737ZIT6	2048	LQFP144	Green	Industrial -40°C to +85°C
GD32H737ZMT6	3840	LQFP144	Green	Industrial -40°C to +85°C
GD32H737IGT6	1024	LQFP176	Green	Industrial -40°C to +85°C
GD32H737IIT6	2048	LQFP176	Green	Industrial -40°C to +85°C
GD32H737IMT6	3840	LQFP176	Green	Industrial -40°C to +85°C
GD32H737IGK6	1024	BGA176	Green	Industrial -40°C to +85°C
GD32H737IIK6	2048	BGA176	Green	Industrial -40°C to +85°C
GD32H737IMK6	3840	BGA176	Green	Industrial -40°C to +85°C



7. Revision history

Table 7-1. Revision history

	Description	Date
1.0	Initial Release	May.9, 2023
1.1	1. Update the Table 2-1. GD32H737xx devices features and peripheral list. 2. Add the (4)/(5) comment for special pins in Table 2-3. GD32H737lx LQFP176 pin definitions, Table 2-4. GD32H737Zx BGA144 pin definitions, Table 2-5. GD32H737Vx LQFP100 pin definitions, and Table 2-6. GD32H737lx BGA176 pin definitions. 3. Delete the description of SMPS in Table 4-44. Low power digital temperature sensor characteristics. 4. Update the parameters for SMPS. 5. Update the Table 4-17. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics (4). 6. Add the 5VT pin tolerance voltage information in Table 4-2. Absolute maximum ratings(1)(4). 7. Add the SMPS junction temperature efficiency curve in Typical SMPS efficiency versus load current and temperature chapter. 8. Update the Table 4-45. Voltage reference buffer characteristics(1). 9. Add the parameters of EMC. 10. Add the thermal resistance information for LQFP176 in Table 5-5. Package thermal characteristics(1). 11. Add the power dissipation information for LQFP176 in Table 4-2. Absolute maximum ratings(1)(4).	Jul.19, 2023
1.2	1. Update <u>Table 4-49. Temperature monitoring characteristics</u> (1). 2. Update <u>Table 4-40. High-precision temperature sensor characteristics</u> . 3. Add <u>Figure 4-3. Recommended PDR ON pin circuit</u> (1). 4. Update <u>Table 4-8. Power saving mode wakeup timings characteristics</u> (1)(2). 5. Update <u>Table 4-11. Power consumption characteristics</u> (1)(2)(3)(4). 6. Update <u>Table 4-34. 14-bit ADC characteristics</u> . 1. Add the TLI_G3 function for PH3. 2. Add <u>Table 4-39. ADC dynamic accuracy at fADC = 60 MHz VREFP = 1.8 V</u> . 3. Add <u>Table 4-40. ADC dynamic accuracy at fADC = 80 MHz VREFP = 2.4 V</u> .	Dec.27, 2023 Mar.8, 2024



GD32H737xx Datasheet

Revision No.	Description	Date
	<i>VREFP</i> = 3.3 <i>V</i> .	
	5. Add Table 4-42. ADC static accuracy at fADC = 60 MHz VREFP	
	<u>= 1.8 V</u> .	
	6. Add Table 4-43. ADC static accuracy at fADC = 80 MHz VREFP	
	<u>= 2.4 V</u> .	
	7. Add Table 4-44. ADC static accuracy at fADC = 80 MHz VREFP	
	= 3.3 V.	



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved