

GigaDevice Semiconductor Inc.

GD32W515xx Arm® Cortex®-M33 32-bit MCU

Datasheet

Revision 1.0

(Mar. 2021)



Table of Contents

| T | able | of Contents | 1 | | | | | | |
|---|---------------------------|---|--------|--|--|--|--|--|--|
| L | ist of | Figures | 4 | | | | | | |
| L | ist of | Tables | 5 | | | | | | |
| 1 | . Ge | eneral description7 | | | | | | | |
| 2 | . De | vice overview | 8 | | | | | | |
| | 2.1. | Device information | 8 | | | | | | |
| | 2.2. | Block diagram | 9 | | | | | | |
| | 2.3. | Pinouts and pin assignment1 | 0 | | | | | | |
| | 2.4. | Memory map1 | 2 | | | | | | |
| | 2.5. | Clock tree1 | 6 | | | | | | |
| | 2.6. 2.6 2.6 2.6 | .2. GD32W515Tx QFN36 pin definitions | 8 3 | | | | | | |
| 3 | | nctional description2 | | | | | | | |
| 9 | u 3.1. | Arm® Cortex®-M33 core2 | | | | | | | |
| | 3.2. | Embedded memory | | | | | | | |
| | 3.3. | Clock, reset and supply management3 | | | | | | | |
| | 3.4. | Boot modes | | | | | | | |
| | 3.5. | Power saving modes | | | | | | | |
| | 3.6. | Electronic fuse (EFUSE) | | | | | | | |
| | 3.7. | Instruction cache (ICACHE) | | | | | | | |
| | 3.8. | General-purpose inputs/outputs (GPIOs) | | | | | | | |
| | 3.9. | TrustZone protection controller union (TZPCU) | | | | | | | |
| | 3.10. | CRC calculation unit (CRC) | | | | | | | |
| | 3.11. | True Random number generator (TRNG) | | | | | | | |
| | 3.11. | Direct memory access controller (DMA) | | | | | | | |
| | 3.12. 3.13. | · · · | | | | | | | |
| | | | | | | | | | |
| | 3.14. | | | | | | | | |
| | 3.15. | Timers and PWM generation 3 | 1 | | | | | | |



| | 3.16. | Universal synchronous asynchronous receiver transmitter (USART) | 38 |
|---|--|---|------|
| | 3.17. | Inter-integrated circuit (I2C) | 38 |
| | 3.18. | Serial peripheral interface (SPI) | 39 |
| | 3.19. | Inter-IC sound (I2S) | 39 |
| | 3.20. | Serial/Quad Parallel Interface (SQPI) | 39 |
| | 3.21. | Quad-SPI interface (QSPI) | 40 |
| | 3.22. | Secure digital input and output card interface (SDIO) | 40 |
| | 3.23. | Universal serial bus full-speed interface (USBFS) | 40 |
| | 3.24. | Digital camera interface (DCI) | 40 |
| | 3.25. | Touch sensing interface (TSI) | 41 |
| | 3.26. | Cryptographic acceleration Unit (CAU) | 41 |
| | 3.27. | Hash acceleration unit (HAU) | 42 |
| | 3.28. | Public Key Cryptographic Acceleration Unit (PKCAU) | 42 |
| | 3.29. | High-Performance Digital Filter (HPDF) | 42 |
| | 3.30. | Infrared ray port (IFRP) | 43 |
| | 3.31. | WiFi | |
| | 3.31. ² 3.31. ² | • | |
| | 3.31. | | |
| | 3.31. | | 44 |
| | 3.32. | Debug mode | 44 |
| | 3.33. | Package and operation temperature | 45 |
| 4 | . Elec | trical characteristics | . 46 |
| | 4.1. | Absolute maximum ratings | 46 |
| | 4.2. | Operating conditions characteristics | 46 |
| | 4.3. I | Power consumption | 48 |
| | 4.4. I | EMC characteristics | 54 |
| | 4.5. I | Power supply supervisor characteristics | 55 |
| | 4.6. I | Electrical sensitivity | 56 |
| | | | |
| | 4.7. I | External clock characteristics | 56 |
| | | External clock characteristics nternal clock characteristics | |
| | 4.8. I | | 58 |



| | 4.11. | NRST pin characteristics | . 60 |
|----|-------|------------------------------------|------|
| | 4.12. | GPIO characteristics | . 61 |
| | 4.13. | ADC characteristics | . 62 |
| | 4.14. | Temperature sensor characteristics | . 63 |
| | 4.15. | I2C characteristics | . 64 |
| | 4.16. | SPI characteristics | . 65 |
| | 4.17. | I2S characteristics | . 66 |
| | 4.18. | USART characteristics | . 68 |
| | 4.19. | SDIO characteristics | . 68 |
| | 4.20. | USBFS characteristics | . 68 |
| | 4.21. | TIMER characteristics | . 69 |
| | 4.22. | WDGT characteristics | . 70 |
| | 4.23. | HPDF Characteristics | . 70 |
| | 4.24. | WiFi Radio characteristics | . 71 |
| | 4.25. | Parameter conditions | . 73 |
| 5. | Pacl | rage information | .74 |
| | 5.1 (| QFN56 package outline dimensions | . 74 |
| | 5.2 | QFN36 package outline dimensions | . 76 |
| 6. | Orde | ering information | . 78 |
| 7. | Revi | sion history | . 79 |




List of Figures

| Figure 2-1. GD32W515xx block diagram | 9 |
|---|----|
| Figure 2-2. GD32W515Px QFN56 pinouts | 10 |
| Figure 2-3. GD32W515Tx QFN36 pinouts | 11 |
| Figure 2-4. GD32W515xx clock tree | 16 |
| Figure 4-1. Recommended power supply decoupling capacitors (1)(2) | 47 |
| Figure 4-2. Recommended external NRST pin circuit | 60 |
| Figure 4-3. I/O port AC characteristics definition | 62 |
| Figure 4-4. I2C bus timing diagram | 64 |
| Figure 4-5. SPI timing diagram - master mode | 65 |
| Figure 4-6. SPI timing diagram - slave mode | 66 |
| Figure 4-7. I2S timing diagram - master mode | 67 |
| Figure 4-8. I2S timing diagram - slave mode | 67 |
| Figure 4-9. USBFS timings: definition of data signal rise and fall time | 69 |
| Figure 5-1. QFN56 package outline | 74 |
| Figure 5-2. QFN36 package outline | 76 |



List of Tables

| Table 2-1. GD32W515xx devices features and peripheral list | 8 |
|--|---------|
| Table 2-2. GD32W515xx memory map | 12 |
| Table 2-3. GD32W515Px QFN56 pin definitions | 18 |
| Table 2-4. GD32W515Tx QFN36 pin definitions | 23 |
| Table 2-5. Port A alternate functions summary | 26 |
| Table 2-6. Port B alternate functions summary | 27 |
| Table 2-7. Port C alternate functions summary | 28 |
| Table 3-1. BOOT0 modes | 31 |
| Table 3-2. BOOT1 modes | 31 |
| Table 3-3. Boot address modes when TrustZone is disabled (TZEN=0) | 31 |
| Table 3-4. Boot modes when TrustZone is enabled (TZEN=1) | 31 |
| Table 4-1. Absolute maximum ratings (1)(4) | 46 |
| Table 4-2. DC operating conditions | 46 |
| Table 4-3. Clock frequency | 47 |
| Table 4-4. Operating conditions at Power up/ Power down (1) | 47 |
| Table 4-5. Start-up timings of Operating conditions (1)(2)(3) | 47 |
| Table 4-6. Power saving mode wakeup timings characteristics (1)(2) | 47 |
| Table 4-7. WIFI Power consumption characteristics (1)(2)(3) | 48 |
| Table 4-8. WIFI Power consumption characteristics (1)(2)(3) | 48 |
| Table 4-9. Power consumption characteristics (2)(3)(4)(5)(6) | 49 |
| Table 4-10. EMS characteristics (1) | 54 |
| Table 4-11. Power supply supervisor characteristics | 55 |
| Table 4-12. ESD characteristics (1) | 56 |
| Table 4-13. Static latch-up characteristics (1) | 56 |
| Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic | |
| characteristics | 56 |
| Table 4-15. High speed external user clock characteristics (HXTAL in bypass mode) | 56 |
| Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characte | ristics |
| | 57 |
| Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode) | |
| Table 4-18. High speed internal clock (IRC16M) characteristics | 58 |
| Table 4-19. Low speed internal clock (IRC32K) characteristics | |
| Table 4-20. PLL characteristics | 59 |
| Table 4-21. Flash memory characteristics | 60 |
| Table 4-22. NRST pin characteristics | |
| Table 4-23. I/O port DC characteristics (1)(3) | |
| Table 4-24. I/O port AC characteristics (1)(2) | 61 |
| Table 4-25. ADC characteristics | |
| Table 4-26. ADC R _{AIN} max for f _{ADC} = 35 MHz ⁽¹⁾ | |
| Table 4-27. ADC dynamic accuracy at f _{ADC} = 35 MHz (1) | 63 |





| Table 4-28. ADC static accuracy at f _{ADC} = 35 MHz | 63 |
|---|----|
| Table 4-29. Temperature sensor characteristics (1) | 63 |
| Table 4-30. I2C characteristics (1)(2)(3) | 64 |
| Table 4-31. Standard SPI characteristics (1) | 65 |
| Table 4-32. I2S characteristics (1) | 66 |
| Table 4-33. USART characteristics (1) | 68 |
| Table 4-34. SDIO characteristics (1)(2) | 68 |
| Table 4-35. USBFS start up time | 68 |
| Table 4-36. USBFS DC electrical characteristics | 69 |
| Table 4-37. USBFS full speed-electrical characteristics (1) | 69 |
| Table 4-38. TIMER characteristics (1) | 69 |
| Table 4-39. FWDGT min/max timeout period at 32 kHz (IRC32K) (1) | 70 |
| Table 4-40. WWDGT min-max timeout value at 45 MHz (f _{PCLK1}) (1) | 70 |
| Table 4-41. HPDF characteristics (1)(2) | |
| Table 4-42. Transmitter power characteristics | 71 |
| Table 4-43. Receiver sensitivity characteristics | 71 |
| Table 4-44. Rx Maximum Input Level | 72 |
| Table 4-45. Adjacent Channel Rejection | 72 |
| Table 5-1. QFN56 package dimensions | 75 |
| Table 5-2. QFN36 package dimensions | 77 |
| Table 6-1. Part ordering code for GD32W515xx devices | 78 |
| Table 7-1. Revision history | 79 |



1. General description

The GD32W515xx is a highly integrated 2.4GHz WiFi System-on-Chip (SoC) that includes an ARM Cortex-M33 processor with Trustzone, a single stream IEEE 802.11b/g/n MAC/baseband/radio, a power amplifier (PA), and a receive low-noise amplifier (LNA). It is an optimized SoC designed for a broad array of smart devices for Internet of Things (IoT) applications. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M33 processor is based on the ARMv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

The GD32W515xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at up to 180 MHz frequency to obtain maximum efficiency. It provides up to 2048 KB embedded Flash memory or support up to 32MB of EXT Flash memory and up to 448 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer a 12-bit ADC, up to four general 16-bit timers, two general 32-bit timers, one basic timer, one PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, a SQPI, a SDIO, two I2Cs, three USARTs, one I2S, an USBFS and a WiFi. Additional peripherals as TrustZone protection controller union (TZPCU), digital camera interface (DCI), touch sensing interface (TSI), high-performance digital filter (HPDF), quad-SPI interface (QSPI) are included.

The device operates from a 1.62 to 3.63 V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32W515xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike, optical module and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32W515xx devices features and peripheral list

| Part Number - | | | GD32 | W515xx | |
|---------------|---------------|-------------|-------------|-----------|-----------|
| | | PI | P0 | TI | TG |
| | | 2048 | 0 | 2048 | 1024 |
| ; | SRAM (KB) | 448 | 448 | 448 | 384 |
| | General | 4 | 4 | 3 | 3 |
| | timer(16-bit) | (3-4,15-16) | (3-4,15-16) | (4,15-16) | (4,15-16) |
| | General | 2 | 2 | 2 | 2 |
| | timer(32-bit) | (1-2) | (1-2) | (1-2) | (1-2) |
| S | Advanced | 1 | 1 | 1 | 1 |
| Timers | timer(16-bit) | (0) | (0) | (0) | (0) |
| F | SysTick | 1 | 1 | 1 | 1 |
| | Basic | 1 | 1 | 1 | 1 |
| | timer(16-bit) | (5) | (5) | (5) | (5) |
| | Watchdog | 2 | 2 | 2 | 2 |
| | RTC | 1 | 1 | 1 | 1 |
| | USART | 3 | 3 | 3 | 3 |
| | | (0-2) | (0-2) | (0-2) | (0-2) |
| | I2C | 2 | 2 | 2 | 2 |
| ity | 120 | (0-1) | (0-1) | (0-1) | (0-1) |
| Connectivity | SPI/I2S | 2/1 | 2/1 | 2/1 | 2/1 |
| nne | | (0-1)/(1) | (0-1)/(1) | (0-1)/(1) | (0-1)/(1) |
| ပိ | SDIO | 1 | 1 | 1 | 1 |
| | QSPI | 1 | 1 | 1 | 1 |
| | USBFS | 1 | 1 | 1 | 1 |
| | WiFi | 1 | 1 | 1 | 1 |
| | GPIO | 43 | 43 | 25 | 25 |
| | HPDF | 1 | 1 | 0 | 0 |
| | DCI | 1 | 1 | 0 | 0 |
| | TSI | 12 | 12 | 7 | 7 |
| | (Channels) | 12 | 12 | , | , |
| | TZGPC | 1 | 1 | 1 | 1 |
| ADC | Units | 1 | 1 | 1 | 1 |
| AE | Channels | 9 | 9 | 5 | 5 |
| | Package | QF | N56 | QFI | N36 |



2.2. Block diagram

POR/PDR TPIU SW/JTAG CRC EFUSE Slave Processor Fmax:180MHz AHB1:Fmax=180MHz II' Û Û TSI GPIO TZIAC USBFS RCU TZSPC NVIC GP DMA0 8 chs AHB2:Fmax=180MHz IRC 16 MHz M P GP DMA1 8 chs HXTAL 20-52MHz AHB3:Fmax=180MHz SRAM SRAM (QSPI (=>) TZWMMPC1 TZWMMPC2 ⟨⇒⇒ SQPI LVD AHB to APB Bridge AHB to APB Bridge Powered By Vo USART2 WWDGT SPI0 FWDGT 12-bit SAR ADC PMU ADC SPI1/I2S1 EXTI USART0~1 HPDF 12C0 SDIO WIFI_RF I2C1 I2S1_add SYSCFG RTC TIMER15 TIMER5 TIMER16 TIMER1~4 TIMERO (

Figure 2-1. GD32W515xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32W515Px QFN56 pinouts







Figure 2-3. GD32W515Tx QFN36 pinouts





2.4. Memory map

Table 2-2. GD32W515xx memory map

| Pre-defined | D | Secure | Non-Secure | Davish sock |
|-------------|-------|---------------------------|---------------------------|---------------------------------|
| Regions | Bus | boundary address | boundary address | Peripherals |
| | - | - | 0xE000 1000 - 0xE00F FFFF | Cortex M33 internal peripherals |
| | | - | 0x9800 0000 - 0xDFFF FFFF | Reserved |
| External | ALIDO | - | 0x9000 0000 - 0x97FF FFFF | QSPI_FLASH(MEM) |
| device | AHB3 | - | 0x6800 0000 - 0x8FFF FFFF | Reserved |
| | | - | 0x6000 0000 - 0x67FF FFFF | SQPI_PSRAM(MEM) |
| | | 0x5C06 3000 - 0x5FFF FFFF | 0x4C06 3000 - 0x4FFF FFFF | Reserved |
| | | 0x5C06 1000 - 0x5C06 2FFF | 0x4C06 1000 - 0x4C06 2FFF | PKCAU |
| | | 0x5C06 0C00 - 0x5C06 0FFF | 0x4C06 0C00 - 0x4C06 0FFF | Reserved |
| | | 0x5C06 0800 - 0x5C06 0BFF | 0x4C06 0800 - 0x4C06 0BFF | TRNG |
| | | 0x5C06 0400 - 0x5C06 07FF | 0x4C06 0400 - 0x4C06 07FF | HAU |
| | AHB2 | 0x5C06 0000 - 0x5C06 03FF | 0x4C06 0000 - 0x4C06 03FF | CAU |
| | | 0x5C05 0400 - 0x5C05 FFFF | 0x4C05 0400 - 0x4C05 FFFF | Reserved |
| | | 0x5C05 0000 - 0x5C05 03FF | 0x4C05 0000 - 0x4C05 03FF | DCI |
| | | 0x5C04 0000 - 0x5C04 FFFF | 0x4C04 0000 - 0x4C04 FFFF | Reserved |
| | | 0x5C00 0000 - 0x5C03 FFFF | 0x4C00 0000 - 0x4C03 FFFF | Reserved |
| | | 0x5904 0000 - 0x5BFF FFFF | 0x4904 0000 - 0x4BFF FFFF | Reserved |
| | | 0x5900 0000 - 0x5903 FFFF | 0x4900 0000 - 0x4903 FFFF | USBFS |
| | | 0x500B 1000 - 0x58FF FFFF | 0x400B 1000 - 0x48FF FFFF | Reserved |
| | | 0x500B 0800 - 0x500B 0FFF | 0x400B 0800 - 0x400B 0FFF | Reserved |
| | | 0x500B 0400 - 0x500B 07FF | 0x400B 0400 - 0x400B 07FF | TZBMPC3 |
| | | 0x500B 0000 - 0x500B 03FF | 0x400B 0000 - 0x400B 03FF | TZBMPC2 |
| Peripheral | | 0x500A 1000 - 0x500A FFFF | 0x400A 1000 - 0x400A FFFF | Reserved |
| | | 0x500A 0C00 - 0x500A 0FFF | 0x400A 0C00 - 0x400A 0FFF | TZBMPC1 |
| | | 0x500A 0800 - 0x500A 0BFF | 0x400A 0800 - 0x400A 0BFF | TZBMPC0 |
| | | 0x500A 0400 - 0x500A 07FF | 0x400A 0400 - 0x400A 07FF | TZIAC |
| | | 0x500A 0000 - 0x500A 03FF | 0x400A 0000 - 0x400A 03FF | TZSPC |
| | AHB1 | 0x5008 0400 - 0x5009 FFFF | 0x4008 0400 - 0x4009 FFFF | Reserved |
| | | 0x5008 0000 - 0x5008 03FF | 0x4008 0000 - 0x4008 03FF | ICACHE |
| | | 0x5003 3000 - 0x5007 FFFF | 0x4003 3000 - 0x4007 FFFF | Reserved |
| | | 0x5003 0000 - 0x5003 2FFF | 0x4003 0000 - 0x4003 2FFF | WIFI |
| | | 0x5002 BC00 - 0x5002 FFFF | 0x4002 BC00 - 0x4002 FFFF | Reserved |
| | | 0x5002 B000 - 0x5002 BBFF | 0x4002 B000 - 0x4002 BBFF | Reserved |
| | | 0x5002 A000 - 0x5002 AFFF | 0x4002 A000 - 0x4002 AFFF | Reserved |
| | | 0x5002 8000 - 0x5002 9FFF | 0x4002 8000 - 0x4002 9FFF | Reserved |
| | | 0x5002 6800 - 0x5002 7FFF | 0x4002 6800 - 0x4002 7FFF | Reserved |
| | | 0x5002 6400 - 0x5002 67FF | 0x4002 6400 - 0x4002 67FF | DMA1 |
| | | 0x5002 6000 - 0x5002 63FF | 0x4002 6000 - 0x4002 63FF | DMA0 |
| | l . | | I | 12 |



GD32W515xx Datasheet

| Pre-defined | | Secure | Datasileet | |
|-------------|------|---------------------------|--------------------------------|-----------------|
| Regions | Bus | boundary address | Non-Secure boundary address | Peripherals |
| Regions | | 0x5002 5C00 - 0x5002 5FFF | 0x4002 5C00 - 0x4002 5FFF | Reserved |
| | | 0x5002 5800 - 0x5002 5BFF | | |
| | | | 0x4002 5800 - 0x4002 5BFF | QSPI_FLASH(REG) |
| | | 0x5002 5400 - 0x5002 57FF | 0x4002 5400 - 0x4002 57FF | SQPI_PSRAM(REG) |
| | | 0x5002 5000 - 0x5002 53FF | 0x4002 5000 - 0x4002 53FF | Reserved |
| | | 0x5002 4000 - 0x5002 4FFF | 0x4002 4000 - 0x4002 4FFF | TSI |
| | | 0x5002 3C00 - 0x5002 3FFF | 0x4002 3C00 - 0x4002 3FFF | Reserved |
| | | 0x5002 3800 - 0x5002 3BFF | 0x4002 3800 - 0x4002 3BFF | RCU |
| | | 0x5002 3400 - 0x5002 37FF | 0x4002 3400 - 0x4002 37FF | Reserved |
| | | 0x5002 3000 - 0x5002 33FF | 0x4002 3000 - 0x4002 33FF | CRC |
| | | 0x5002 2C00 - 0x5002 2FFF | 0x4002 2C00 - 0x4002 2FFF | Reserved |
| | | 0x5002 2800 - 0x5002 2BFF | 0x4002 2800 - 0x4002 2BFF | EFUSE |
| | | 0x5002 2400 - 0x5002 27FF | 0x4002 2400 - 0x4002 27FF | Reserved |
| | | 0x5002 2000 - 0x5002 23FF | 0x4002 2000 - 0x4002 23FF | FMC |
| | | 0x5002 1C00 - 0x5002 1FFF | 0x4002 1C00 - 0x4002 1FFF | Reserved |
| | | 0x5002 1800 - 0x5002 1BFF | 0x4002 1800 - 0x4002 1BFF | Reserved |
| | | 0x5002 1400 - 0x5002 17FF | 0x4002 1400 - 0x4002 17FF | Reserved |
| | | 0x5002 1000 - 0x5002 13FF | 0x4002 1000 - 0x4002 13FF | Reserved |
| | | 0x5002 0C00 - 0x5002 0FFF | 0x4002 0C00 - 0x4002 0FFF | Reserved |
| | | 0x5002 0800 - 0x5002 0BFF | 0x4002 0800 - 0x4002 0BFF | GPIOC |
| | | 0x5002 0400 - 0x5002 07FF | 0x4002 0400 - 0x4002 07FF | GPIOB |
| | | 0x5002 0000 - 0x5002 03FF | 0x4002 0000 - 0x4002 03FF | GPIOA |
| | | 0x5001 8800 - 0x5001 FFFF | 0x4001 8800 - 0x4001 FFFF | Reserved |
| | | 0x5001 8400 - 0x5001 87FF | 0x4001 8400 - 0x4001 87FF | TIMER16 |
| | | 0x5001 8000 - 0x5001 83FF | 0x4001 8000 - 0x4001 83FF | TIMER15 |
| | | 0x5001 7C00 - 0x5001 7FFF | 0x4001 7C00 - 0x4001 7FFF | Reserved |
| | | 0x5001 7800 - 0x5001 7BFF | 0x4001 7800 - 0x4001 7BFF | WIFI_RF |
| | | 0x5001 6800 - 0x5001 77FF | 0x4001 6800 - 0x4001 77FF | Reserved |
| | | 0x5001 6000 - 0x5001 67FF | 0x4001 6000 - 0x4001 67FF | HPDF |
| | | 0x5001 5800 - 0x5001 5FFF | 0x4001 5800 - 0x4001 5FFF | Reserved |
| | | 0x5001 5400 - 0x5001 57FF | 0x4001 5400 - 0x4001 57FF | Reserved |
| | APB2 | 0x5001 4C00 - 0x5001 53FF | 0x4001 4C00 - 0x4001 53FF | Reserved |
| | | 0x5001 4800 - 0x5001 4BFF | 0x4001 4800 - 0x4001 4BFF | Reserved |
| | | 0x5001 4400 - 0x5001 47FF | 0x4001 4400 - 0x4001 47FF | Reserved |
| | | 0x5001 4000 - 0x5001 43FF | 0x4001 4000 - 0x4001 43FF | Reserved |
| | | 0x5001 3C00 - 0x5001 3FFF | 0x4001 3C00 - 0x4001 3FFF | EXTI |
| | | 0x5001 3800 - 0x5001 3BFF | 0x4001 3800 - 0x4001 3BFF | SYSCFG |
| | | 0x5001 3400 - 0x5001 37FF | 0x4001 3400 - 0x4001 37FF | Reserved |
| | | 0x5001 3000 - 0x5001 37FT | 0x4001 3000 - 0x4001 37FT | SPI0 |
| | | | | SDIO |
| | | 0x5001 2C00 - 0x5001 2FFF | 0x4001 2C00 - 0x4001 2FFF | |
| | | 0x5001 2400 - 0x5001 2BFF | 0x4001 2400 - 0x4001 2BFF | Reserved |



GD32W515xx Datasheet

| D | | Seems N. C. | | |
|-------------|-------|---------------------------|---------------------------|-------------------------|
| Pre-defined | Bus | Secure | Non-Secure | Peripherals |
| Regions | | boundary address | boundary address | |
| | | 0x5001 2000 - 0x5001 23FF | 0x4001 2000 - 0x4001 23FF | ADC |
| | | 0x5001 1400 - 0x5001 1FFF | 0x4001 1400 - 0x4001 1FFF | Reserved |
| | | 0x5001 1000 - 0x5001 13FF | 0x4001 1000 - 0x4001 13FF | USART2 |
| | | 0x5001 0800 - 0x5001 0FFF | 0x4001 0800 - 0x4001 0FFF | Reserved |
| | | 0x5001 0400 - 0x5001 07FF | 0x4001 0400 - 0x4001 07FF | Reserved |
| | | 0x5001 0000 - 0x5001 03FF | 0x4001 0000 - 0x4001 03FF | TIMER0 |
| | | 0x5000 7400 - 0x5000 FFFF | 0x4000 D000 - 0x4000 FFFF | Reserved |
| | | 0x5000 CC00 - 0x5000 CFFF | 0x4000 CC00 - 0x4000 CFFF | Reserved |
| | | 0x5000 7400 - 0x5000 CBFF | 0x4000 7400 - 0x4000 CBFF | Reserved |
| | | 0x5000 7000 - 0x5000 73FF | 0x4000 7000 - 0x4000 73FF | PMU |
| | | 0x5000 6C00 - 0x5000 6FFF | 0x4000 6C00 - 0x4000 6FFF | Reserved |
| | | 0x5000 5C00 - 0x5000 6BFF | 0x4000 5C00 - 0x4000 6BFF | Reserved |
| | | 0x5000 5800 - 0x5000 5BFF | 0x4000 5800 - 0x4000 5BFF | I2C1 |
| | | 0x5000 5400 - 0x5000 57FF | 0x4000 5400 - 0x4000 57FF | I2C0 |
| | | 0x5000 4C00 - 0x5000 53FF | 0x4000 4C00 - 0x4000 53FF | Reserved |
| | | 0x5000 4800 - 0x5000 4BFF | 0x4000 4800 - 0x4000 4BFF | USART0 |
| | | 0x5000 4400 - 0x5000 47FF | 0x4000 4400 - 0x4000 47FF | USART1 |
| | | 0x5000 4000 - 0x5000 43FF | 0x4000 4000 - 0x4000 43FF | Reserved |
| | | 0x5000 3C00 - 0x5000 3FFF | 0x4000 3C00 - 0x4000 3FFF | Reserved |
| | | 0x5000 3800 - 0x5000 3BFF | 0x4000 3800 - 0x4000 3BFF | SPI1/I2S1 |
| | APB1 | 0x5000 3400 - 0x5000 37FF | 0x4000 3400 - 0x4000 37FF | I2S1_add |
| | | 0x5000 3000 - 0x5000 33FF | 0x4000 3000 - 0x4000 33FF | FWDGT |
| | | 0x5000 2C00 - 0x5000 2FFF | 0x4000 2C00 - 0x4000 2FFF | WWDGT |
| | | 0x5000 2800 - 0x5000 2BFF | 0x4000 2800 - 0x4000 2BFF | RTC |
| | | 0x5000 2400 - 0x5000 27FF | 0x4000 2400 - 0x4000 27FF | Reserved |
| | | 0x5000 2000 - 0x5000 23FF | 0x4000 2000 - 0x4000 23FF | Reserved |
| | | 0x5000 1C00 - 0x5000 1FFF | 0x4000 1C00 - 0x4000 1FFF | Reserved |
| | | 0x5000 1800 - 0x5000 1BFF | 0x4000 1800 - 0x4000 1BFF | Reserved |
| | | 0x5000 1400 - 0x5000 17FF | 0x4000 1400 - 0x4000 17FF | Reserved |
| | | 0x5000 1000 - 0x5000 13FF | 0x4000 1000 - 0x4000 13FF | TIMER5 |
| | | 0x5000 0C00 - 0x5000 0FFF | 0x4000 0C00 - 0x4000 0FFF | TIMER4 |
| | | 0x5000 0800 - 0x5000 0BFF | 0x4000 0800 - 0x4000 0BFF | TIMER3 |
| | | 0x5000 0400 - 0x5000 07FF | 0x4000 0400 - 0x4000 07FF | TIMER2 |
| | | 0x5000 0400 - 0x5000 07FF | 0x4000 0400 - 0x4000 07FF | TIMER1 |
| | | 0x3007 0000 - 0x3FFF FFFF | 0x2007 0000 - 0x2FFF FFFF | Reserved |
| | | | | |
| CDAM | V LID | 0x3004 0000 - 0x2006 FFFF | 0x2004 0000 - 0x2006 FFFF | SRAM3 (192KB) |
| SRAM | AHB | 0x3002 0000 - 0x3003 FFFF | 0x2002 0000 - 0x2003 FFFF | SRAM2 (128KB) |
| | | 0x3001 0000 - 0x3001 FFFF | 0x2001 0000 - 0x2001 FFFF | SRAM1 (64KB) |
| | 41.5 | 0x3000 0000 - 0x3000 FFFF | 0x2000 0000 - 0x2000 FFFF | SRAM0 (64KB) |
| Code | AHB | - | 0x1000 0000 - 0x1FFF FFFF | External memories remap |




GD32W515xx Datasheet

| | | | | | TOXX Bataonoot |
|--|------------------------|-----|----------------------------|-----------------------------|-------------------------|
| | Pre-defined Regions | Bus | Secure boundary address | Non-Secure boundary address | Peripherals |
| | | | - | 0x0BFF 8000 - 0x0BFF FFFF | Reserved |
| | | | 0x0FF8 8000 - 0x0FFF FFFF | 0x0BF8 0000 – 0x0BFF 7FFF | Reserved |
| | | | 0x0FF8 4000 – 0x0FF8 7FFF | - | ROM(16KB) |
| | | | 0x0FF8 0000 – 0x0FF8 3FFF | - | GSSA(16KB) |
| | | | 0x0FF4 E000 – 0x0FF7 FFFF | 0x0BF4 E000 – 0x0BF7 FFFF | ROM(200KB) |
| | | | - | 0x0BF4 6000 – 0x0BF4 CFFF | Reserved |
| | | | - | 0x0BF4 0000 - 0x0BF4 5FFF | ROM(24KB) |
| | | | 0x0E07 0000 - 0x0FF4 DFFF | 0x0A07 0000 - 0x0BF3 FFFF | Reserved |
| | | | 0x0E04 0000 - 0x0E06 FFFF | 0x0A04 0000 - 0x0A06 FFFF | SRAM3 (192KB) |
| | | | 0x0E02 0000 - 0x0E03 FFFF | 0x0A02 0000 - 0x0A03 FFFF | SRAM2 (128KB) |
| | | | 0x0E01 0000 - 0x0E01 FFFF | 0x0A01 0000 - 0x0A01 FFFF | SRAM1 (64KB) |
| | | | 0x0E00 0000 - 0x0E00 FFFF | 0x0A00 0000 - 0x0A00 FFFF | SRAM0 (64KB) |
| | | | 0x0C20 0000 - 0x0DFF FFFF | 0x0820 0000 - 0x09FF FFFF | Reserved |
| | | | 0x0C00 0000 - 0x0C1F FFFF | 0x0800 0000 - 0x081F FFFF | Flash memory |
| | | | - | 0x0000 0000 - 0x07FF FFFF | External memories remap |



2.5. Clock tree

Figure 2-4. GD32W515xx clock tree



Note:



The TIMERs are clocked by the clock divided from CK_APB2 and CK_APB1. The frequency of TIMERs clock is equal to CK_APBx (APB prescaler is 1), twice the CK_APBx (APB prescaler is not 1).

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillator IRC32K: Internal 32K RC oscillator




2.6. Pin definitions

2.6.1. GD32W515Px QFN56 pin definitions

Table 2-3. GD32W515Px QFN56 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-------------------|------|----------------------------|-----------------------------|--|
| PB7 | 1 | I/O | 5VT | Default: PB7 Alternate: I2S1_WS, SPI1_NSS, EVENTOUT, TRACED1, TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC |
| PB8 | 2 | I/O | 5VT | Default: PB8 Alternate: SPI1_SCK, I2S1_CK, EVENTOUT, TRACED2, TIMER3_CH2, SDIO_D4, DCI_D6 |
| PB9 | 3 | I/O | 5VT | Default: PB9 Alternate: I2S1_SD, SPI1_MOSI, EVENTOUT, TRACED3, TIMER1_CH1, TIMER3_CH3, SDIO_D5, DCI_D7 |
| РС8-ВООТ0 | 4 | I/O | 5VT | Default: PC8 Alternate: I2C0_SDA, USART0_TX, I2C1_SDA, EVENTOUT, TIMER2_CH2, SDIO_D0, DCI_D2 Additional: BOOT0 |
| PA15 | 5 | I/O | 5VT | Default: JTDI, PA15 Alternate: I2C0_SCL, USART0_RX, I2C1_SCL, EVENTOUT, SPI0_NSS Additional: WKUP1 |
| PA13 | 6 | I/O | 5VT | Default: JTMS, SWDIO, PA13 Alternate: USART0_CTS, USART1_CTS, I2C0_SMBA, EVENTOUT, TSITG |
| PA14 | 7 | I/O | 5VT | Default: JTCK, SWCLK, PA14 Alternate: USART0_RTS, USART1_RTS, I2C1_SMBA, EVENTOUT Additional: BOOT1 |
| PC14- OSC32IN | 8 | I/O | 5VT | Default: PC14 Alternate: USART0_CK, USART1_CK, EVENTOUT Additional: OSC32IN |
| PC15- OSC32OUT | 9 | I/O | 5VT | Default: PC15 Alternate: IFRP_OUT, EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS, OSC32OUT |
| VBAT | 10 | Р | | Default: VBAT |
| AVDD33_AN A | 11 | Р | | Default: AVDD33_ANA |






| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------------|------|----------------------------|-----------------------------|---|
| RF | 12 | AI/AO | | Default: RF |
| PU | 13 | I | | Default: PU |
| NRST | 14 | I/O | | Default: NRST |
| AVDD33_PA | 15 | Р | | Default: AVDD33_PA |
| AVDD33_CL K | 16 | Р | | Default: AVDD33_CLK |
| XTAL1 | 17 | Al | | Default: XTAL1 |
| XTAL2 | 18 | AO | | Default: XTAL2 |
| VDDA | 19 | Р | | Default: VDDA |
| | | | | Default: PA0 |
| PA0 | 20 | I/O | 5VT | Alternate: USART0_TX, TSI_G0_IO0, USART1_CTS, EVENTOUT, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0 Additional: ADC_IN0 |
| PA1 | 21 | I/O | 5VT | Default: PA1 Alternate: USART0_RX, TSI_G0_IO1, USART1_RTS, EVENTOUT, TIMER1_CH1, TIMER4_CH1 Additional: ADC_IN1 |
| PA2-WKUP0 | 22 | I/O | 5VT | Default: PA2 Alternate: USART0_CK, TSI_G0_IO2, TIMER0_CH0, EVENTOUT, TIMER1_CH2, TIMER4_CH2, I2S1_CKIN, USART1_TX, HPDF_AUDIO Additional: ADC_IN2, WKUP0, RTC_TAMP1 |
| PA3 | 23 | I/O | 5VT | Default: PA3 Alternate: USART1_CK, TSI_G0_IO3, TIMER0_CH0_ON, HPDF_DATAIN1, EVENTOUT, TIMER1_CH3, TIMER4_CH3, I2S1_MCK, USART1_RX, RTC_OUT Additional: ADC_IN3 |
| PC0 | 24 | I/O | 5VT | Default: PC0 Alternate: USART1_TX, TIMER0_CH3, I2C0_SMBA, HPDF_CKIN0, EVENTOUT, DCI_D4 Additional: ADC_IN4 |
| PC1 | 25 | I/O | 5VT | Default: PC1 Alternate: I2S1_SD, USART1_RX, DCI_HSYNC, TIMER0_BRKIN, I2C1_SMBA, HPDF_CKIN1, EVENTOUT, SPI1_MOSI, DCI_D8 Additional: ADC_IN5 |
| PC2 | 26 | I/O | 5VT | Default: PC2 Alternate: HPDF_CKOUT, I2C1_SDA, I2C0_SCL, TIMER4_CH0, TIMER0_CH0, DCI_VSYNC, TIMER0_ETI, EVENTOUT, SPI1_MISO, |






| | | | | GD32W3T3XX DataSiteet | | | | |
|----------|------|----------------------------|-----------------------------|--|--|--|--|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description | | | | |
| | | | | I2S1_ADD_SD, DCI_D9 Additional: ADC_IN6 | | | | |
| PC3 | 27 | I/O | 5VT | Default: PC3 Alternate: I2S1_SD, HPDF_DATAIN0, I2C1_SCL, I2C0_SDA, TIMER4_CH1, TIMER0_CH0_ON, DCI_PIXCLK, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI1_MOSI, DCI_D11 Additional: ADC_IN7 | | | | |
| VDD | 28 | Р | | Default: VDD | | | | |
| PA4 | 29 | I/O | 5VT | Default: PA4 Alternate: I2S1_ADD_SD, SPI1_MOSI, I2S1_SD, SPI0_MOSI, QSPI_SCK, TIMER4_CH2, DCI_HSYNC, USART1_TX, TIMER0_CH1, EVENTOUT, SPI0_NSS, USART1_CK Additional: ADC_IN8 | | | | |
| PA5 | 30 | I/O | 5VT | Default: PA5 Alternate: I2S1_MCK, SPI0_MISO, QSPI_CSN, TIMER4_CH3, DCI_VSYNC, USART1_RX, TIMER0_CH1_ON, EVENTOUT, SPI0_SCK | | | | |
| PA6 | 31 | I/O | 5VT | Default: PA6 Alternate: I2S1_CKIN, SPI0_SCK, QSPI_IO0, TIMER2_CH0, DCI_PIXCLK, USART2_TX, TIMER0_CH1, TIMER1_CH1, EVENTOUT, SPI0_MISO, I2S1_MCK, SDIO_CMD, HPDF_AUDIO | | | | |
| PA7 | 32 | I/O | 5VT | Default: PA7 Alternate: SPI1_NSS, I2S1_WS, SPI0_NSS, QSPI_IO1, TIMER2_CH1, DCI_D7, USART2_RX, TIMER0_CH1_ON, TIMER1_CH2, EVENTOUT, TIMER0_CH0_ON, SPI0_MOSI | | | | |
| PC4 | 33 | I/O | 5VT | Default: PC4 Alternate: I2S1_ADD_SD, SPI0_IO2, QSPI_IO2, TIMER2_CH2, DCI_D6, EVENTOUT, SQPI_CLK, DCI_D12 | | | | |
| PC5 | 34 | I/O | 5VT | Default: PC5 Alternate: CK_OUT1, SPI0_IO3, QSPI_IO3, TIMER2_CH3, TIMER2_CH0, DCI_D5, DCI_D7, EVENTOUT, USART2_RX, SQPI_CSN, DCI_D13 | | | | |
| РВ0 | 35 | I/O | 5VT | Default: PB0 Alternate: TSI_G1_IO0, TIMER3_CH0, TIMER2_CH1, DCI_D4, DCI_D6, EVENTOUT, TIMER0_CH1_ON, SDIO_D1 | | | | |





| | | | | ODOZVIOTOXX Datasricct |
|----------|------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PB1 | 36 | I/O | 5VT | Default: PB1 Alternate: TSI_G1_IO1, TIMER3_CH1, TIMER2_CH2, DCI_D3, DCI_D5, EVENTOUT, TIMER0_CH2_ON, SDIO_D2 |
| PB2 | 37 | I/O | 5VT | Default: PB2 Alternate: TSI_G1_IO2, TIMER3_CH2, TIMER2_CH3, DCI_D2, DCI_D4, EVENTOUT, TIMER1_CH3, SDIO_CK Additional: WKUP2 |
| PB10 | 38 | I/O | 5VT | Default: PB10 Alternate: TSI_G1_IO3, TIMER3_CH3, TIMER0_CH1, DCI_D1, DCI_D3, IFRP_OUT, EVENTOUT, TIMER1_CH2, TIMER3_ETI, USART2_TX, SDIO_D7 |
| PB11 | 39 | I/O | 5VT | Default: PB11 Alternate: USBFS_ID, TSI_G2_IO0, TIMER0_CH1_ON, DCI_D0, DCI_D2, EVENTOUT, I2S1_CKIN, USART2_RX, SDIO_D6 |
| PB12 | 40 | I/O | 5VT | Default: PB12 Alternate: I2S1_WS, USBFS_DP, TSI_G2_IO1, DCI_D1, TIMER0_CH3, EVENTOUT, TIMER0_BRKIN, SPI1_NSS, USART2_CK |
| PB13 | 41 | I/O | 5VT | Default: PB13 Alternate: USBFS_DM, TSI_G2_IO2, DCI_D0, EVENTOUT, TIMER15_CH0, TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS |
| PB14 | 42 | I/O | 5VT | Default: PB14 Alternate: TSI_G2_IO3, EVENTOUT, TIMER15_BRKIN, TIMER0_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS Additional: USBFS_VBUS |
| VDD | 43 | Р | | Default: VDD |
| PB15 | 44 | I/O | 5VT | Default: PB15 Alternate: I2S1_SD, USART1_TX, USART0_TX, I2C0_SCL, I2C1_SCL, IFRP_OUT, EVENTOUT, RTC_REFIN, TIMER0_CH2_ON, SPI1_MOSI |
| PA8 | 45 | I/O | 5VT | Default: PA8 Alternate: CK_OUT0, USART1_RX, USART0_RX, I2C0_SDA, I2C1_SDA, EVENTOUT, TIMER15_CH0, TIMER0_CH0, USART0_CK, USBFS_SOF, SDIO_D1, RTC_OUT |
| PA9 | 46 | I/O | 5VT | Default: PA9 Alternate: SPI0_MOSI, SDIO_CMD, SQPI_CLK, QSPI_SCK, EVENTOUT, TIMER15_CH0_ON, |





| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|--|
| | | | | TIMER0_CH1, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2, DCI_D0 |
| PA10 | 47 | I/O | 5VT | Default: PA10 Alternate: SPI0_MISO, SDIO_D0, SQPI_CSN, QSPI_CSN, EVENTOUT, TIMER16_CH0, TIMER0_CH2, DCI_D1 |
| PA11 | 48 | I/O | 5VT | Default: PA11 Alternate: SPI0_SCK, SDIO_CK, SQPI_D0, QSPI_IO0, EVENTOUT, TIMER16_BRKIN, TIMER0_CH3, DCI_D2 |
| PA12 | 49 | I/O | 5VT | Default: PA12 Alternate: SPI0_NSS, SDIO_D1, SQPI_D1, QSPI_IO1, EVENTOUT, TIMER16_CH0_ON, TIMER0_ETI, USART0_RTS, DCI_D3 Additional: WKUP3 |
| РВЗ | 50 | I/O | 5VT | Default: JTDO, TRACESWO, PB3 Alternate: USART2_CTS, SPI0_IO2, SDIO_D2, SQPI_D2, QSPI_IO2, EVENTOUT, TIMER15_BRKIN, TIMER1_CH1, SPI0_SCK, USART0_RX |
| PB4 | 51 | I/O | 5VT | Default: NJTRST, PB4 Alternate: USART2_RTS, SPI0_IO3, SDIO_D3, SQPI_D3, QSPI_IO3, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI0_MISO |
| PC6 | 52 | I/O | 5VT | Default: PC6 Alternate: USART2_TX, TIMER1_CH1, TIMER0_CH1, TIMER0_BRKIN, TRACECK, TIMER16_BRKIN, TIMER2_CH0, I2S1_MCK, SDIO_D6, DCI_D0 |
| PC7 | 53 | I/O | 5VT | Default: PC7 Alternate: USART2_RX, TIMER1_CH2, TIMER0_CH1_ON, TIMER0_ETI, TIMER16_CH0, TIMER2_CH1, SPI1_SCK, I2S1_CK, SDIO_D7, DCI_D1 |
| PB5 | 54 | I/O | 5VT | Default: PB5 Alternate: USART2_CK, TIMER1_CH3, IFRP_OUT, EVENTOUT, TSITG, SPI0_MOSI, DCI_D10 |
| VDD | 55 | Р | | Default: VDD |
| PB6 | 56 | I/O | 5VT | Default: PB6 Alternate: SPI1_MISO, EVENTOUT, TRACED0, DCI_D5 |

Note:


- (1) Type: I = input, O = output, A = analog, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.2. GD32W515Tx QFN36 pin definitions


Table 2-4. GD32W515Tx QFN36 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description | | | | |
|-------------------|------|----------------------------|-----------------------------|--|--|--|--|--|
| PC8-BOOT0 | 1 | I/O | 5VT | Default: PC8 Alternate: I2C0_SDA, USART0_TX, I2C1_SDA, EVENTOUT, TIMER2_CH2, SDIO_D0 Additional: BOOT0 | | | | |
| PA15 | 2 | I/O | 5VT | Default: JTDI, PA15 Alternate: I2C0_SCL, USART0_RX, I2C1_SCL, EVENTOUT, SPI0_NSS Additional: WKUP1 | | | | |
| PA13 | 3 | I/O | 5VT | Default: JTMS, SWDIO, PA13 Alternate: USART0_CTS, USART1_CTS, I2C0_SMBA, EVENTOUT, TSITG | | | | |
| PA14 | 4 | I/O | 5VT | Default: JTCK, SWCLK, PA14 Alternate: USART0_RTS, USART1_RTS, I2C1_SMB, | | | | |
| PC14- OSC32IN | 5 | I/O | 5VT | Default: PC14 Alternate: USART0_CK, USART1_CK, EVENTOUT Additional: OSC32IN | | | | |
| PC15- OSC32OUT | 6 | I/O | 5VT | Default: PC15 Alternate: IFRP_OUT, EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS, OSC32OUT | | | | |
| AVDD33_AN A | 7 | Р | | Default: AVDD33_ANA | | | | |
| RF | 8 | AI/AO | | Default: RF | | | | |
| PU | 9 | I | | Default: PU | | | | |
| NRST | 10 | I/O | | Default: NRST | | | | |
| AVDD33_PA | 11 | Р | | Default: AVDD33_PA | | | | |
| AVDD33_CL K | 12 | Р | | Default: AVDD33_CLK | | | | |
| XTAL1 | 13 | Al | | Default: XTAL1 | | | | |
| XTAL2 | 14 | AO | | Default: XTAL2 | | | | |
| VDDA | 15 | Р | | Default: VDDA | | | | |
| PA0 | 16 | I/O | 5VT | Default: PA0 Alternate: USART0_TX, TSI_G0_IO0, USART1_CTS | | | | |





| | | | | GD32W3T3XX DataSHeet |
|-----------|---------------|----------------------------|-----------------------------|--|
| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
| PA1 | 17 | I/O | 5VT | Default: PA1 Alternate: USART0_RX, TSI_G0_IO1, USART1_RTS, EVENTOUT, TIMER1_CH1, TIMER4_CH1 Additional: ADC_IN1 |
| PA2-WKUP0 | 18 | I/O | 5VT | Default: PA2 Alternate: USART0_CK, TSI_G0_IO2, TIMER0_CH0, EVENTOUT, TIMER1_CH2, TIMER4_CH2, I2S1_CKIN, USART1_TX Additional: ADC_IN2, WKUP0, RTC_TAMP1 |
| PA3 | 19 | I/O | 5VT | Default: PA3 Alternate: USART1_CK, TSI_G0_IO3, TIMER0_CH0_ON, EVENTOUT, TIMER1_CH3, TIMER4_CH3, I2S1_MCK, USART1_RX, RTC_OUT Additional: ADC_IN3 |
| PA4 | 20 | I/O | 5VT | Default: PA4 Alternate: I2S1_ADD_SD, SPI1_MOSI, I2S1_SD, SPI0_MOSI, QSPI_SCK, TIMER4_CH2, USART1_TX, TIMER0_CH1, EVENTOUT, SPI0_NSS, USART1_CK Additional: ADC_IN8 |
| PA5 | 21 | I/O | 5VT | Default: PA5 Alternate: I2S1_MCK, SPI0_MISO, QSPI_CSN, TIMER4_CH3, USART1_RX, TIMER0_CH1_ON, EVENTOUT, SPI0_SCK |
| PA6 | 22 | I/O | 5VT | Default: PA6 Alternate: I2S1_CKIN, SPI0_SCK, QSPI_IO0, TIMER2_CH0, USART2_TX, TIMER0_CH1, TIMER1_CH1, EVENTOUT, SPI0_MISO, I2S1_MCK, SDIO_CMD |
| PA7 | 23 | I/O | 5VT | Default: PA7 Alternate: SPI1_NSS, I2S1_WS, SPI0_NSS, QSPI_IO1, TIMER2_CH1, USART2_RX, TIMER0_CH1_ON, TIMER1_CH2, EVENTOUT, TIMER0_CH0_ON, SPI0_MOSI |
| PB11 | 11 24 I/O 5VT | | 5VT | Default: PB11 Alternate: USBFS_ID, TSI_G2_IO0, TIMER0_CH1_ON, EVENTOUT, I2S1_CKIN, USART2_RX, SDIO_D6 |
| PB12 | 25 | I/O | 5VT | Default: PB12 Alternate: I2S1_WS, USBFS_DP, TSI_G2_IO1, TIMER0_CH3, EVENTOUT, TIMER0_BRKIN, SPI1_NSS, USART2_CK |
| PB13 | 26 | I/O | 5VT | Default: PB13 Alternate: USBFS_DM, TSI_G2_IO2, EVENTOUT, TIMER15_CH0, TIMER0_CH0_ON, SPI1_SCK, |





| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|----------------------------|-----------------------------|--|
| | | | | I2S1_CK, USART2_CTS |
| VDD | 27 | Р | | Default: VDD |
| PB15 | 28 | I/O | 5VT | Default: PB15 Alternate: I2S1_SD, USART1_TX, USART0_TX, I2C0_SCL, I2C1_SCL, IFRP_OUT, EVENTOUT, RTC_REFIN, TIMER0_CH2_ON, SPI1_MOSI |
| PA8 | 29 | I/O | 5VT | Default: PA8 Alternate: CK_OUT0, USART1_RX, USART0_RX, I2C0_SDA, I2C1_SDA, EVENTOUT, TIMER15_CH0, TIMER0_CH0, USART0_CK, USBFS_SOF, SDIO_D1, RTC_OUT |
| PA9 | 30 | I/O | 5VT | Default: PA9 Alternate: SPI0_MOSI, SDIO_CMD, SQPI_CLK, QSPI_SCK, EVENTOUT, TIMER15_CH0_ON, TIMER0_CH1, SPI1_SCK, I2S1_CK, USART0_TX, SDIO_D2 |
| PA10 | 31 | I/O | 5VT | Default: PA10 Alternate: SPI0_MISO, SDIO_D0, SQPI_CSN, QSPI_CSN, EVENTOUT, TIMER16_CH0, TIMER0_CH2 |
| PA11 | 32 | I/O | 5VT | Default: PA11 Alternate: SPI0_SCK, SDIO_CK, SQPI_D0, QSPI_IO0, EVENTOUT, TIMER16_BRKIN, TIMER0_CH3 |
| PA12 | 33 | I/O | 5VT | Default: PA12 Alternate: SPI0_NSS, SDIO_D1, SQPI_D1, QSPI_IO1, EVENTOUT, TIMER16_CH0_ON, TIMER0_ETI, USART0_RTS Additional: WKUP3 |
| PB3 | 34 | I/O | 5VT | Default: JTDO, TRACESWO, PB3 Alternate: USART2_CTS, SPI0_IO2, SDIO_D2, SQPI_D2, QSPI_IO2, EVENTOUT, TIMER15_BRKIN, TIMER1_CH1, SPI0_SCK, USART0_RX |
| PB4 | 35 | I/O | 5VT | Default: NJTRST, PB4 Alternate: USART2_RTS, SPI0_IO3, SDIO_D3, SQPI_D3, QSPI_IO3, TIMER1_CH0, TIMER1_ETI, EVENTOUT, SPI0_MISO |
| VDD | 36 | Р | | Default: VDD |

Note:

- (1) Type: I = input, O = output, A = analog, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.



2.6.3. GD32W515xx pin alternate functions

Table 2-5. Port A alternate functions summary

| D: | | 1 44.01 | | POR / | · aito | mato | - arrot | 1 | | u. y | | | | | | |
|-------------|------------------------------|---------------------------------------|--------------------|-------------------|--------------------|------------------------------|-------------------------------|---------------------------|----------------------------|--------------------|----------------------------|------|--------------|----------------------------|-------------------------------------|--------------|
| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| PA0 | USAR T0_TX | TIME R1_C H0/TI MER1 _ETI | TIME R4_C H0 | | TSI_G 0_IO0 | | | USAR T1_CT S | | | | | | | | EVEN TOUT |
| PA1 | USAR T0_R X | TIME R1_C H1 | TIME R4_C H1 | | TSI_G 0_IO1 | | | USAR T1_RT S | | | | | | | | EVEN TOUT |
| PA2 | USAR T0_C K | TIME R1_C H2 | TIME R4_C H2 | | TSI_G 0_IO2 | I2S1_ CKIN | TIME R0_C H0 | USAR T1_TX | | | | | | | HPDF _AUDI O ⁽¹⁾ | EVEN TOUT |
| PA3 | USAR T1_C K | TIME R1_C H3 | TIME R4_C H3 | | TSI_G 0_IO3 | I2S1_ MCK | | USAR T1_R X | TIME R0_C H0_O N | RTC_ OUT | | | | | HPDF _DAT AIN1 ⁽¹⁾ | EVEN TOUT |
| PA4 | USAR T1_TX | I2S1_ ADD_ SD | SPI0_ MOSI | QSPI_ SCK | TIME R4_C H2 | SPI0_ NSS | SPI1_ MOSI/ I2S1_ SD | USAR T1_C K | TIME R0_C H1 | | | | | DCI_H SYNC ⁽ | | EVEN TOUT |
| PA5 | USAR T1_R X | | I2S1_ MCK | QSPI_ CSN | SPI0_ MISO | SPI0_ SCK | | TIME R4_C H3 | TIME R0_C H1_O N | | | | | DCI_V SYNC ⁽ | | EVEN TOUT |
| PA6 | | | TIME R2_C H0 | QSPI_ IO0 | I2S1_ CKIN | SPI0_ MISO | I2S1_ MCK | SPI0_ SCK | TIME R0_C H1 | TIME R1_C H1 | USAR T2_TX | | SDIO_ CMD | DCI_P IXCLK | HPDF _AUDI O ⁽¹⁾ | EVEN TOUT |
| PA7 | SPI1_ NSS/I 2S1_ WS | TIME R0_C H0_O N | TIME R2_C H1 | QSPI_ IO1 | SPI0_ NSS | SPI0_ MOSI | TIME R0_C H1_O N | DCI_D 7 ⁽¹⁾ | USAR T2_R X | TIME R1_C H2 | | | | | | EVEN TOUT |
| PA8 | CK_O UT0 | TIME R0_C H0 | USAR T0_R X | USAR T1_R X | | I2C0_ SDA | I2C1_ SDA | USAR T0_C K | TIME R15_ CH0 | RTC_ OUT | USBF S_SO F | | SDIO_ D1 | | | EVEN TOUT |
| PA9 | SPI0_ MOSI | TIME R0_C H1 | SDIO_ CMD | SQPI_ CLK | QSPI_ SCK | SPI1_ SCK/I 2S1_C K | | USAR T0_TX | TIME R15_ CH0_ ON | | | | SDIO_ D2 | DCI_D 0 ⁽¹⁾ | | EVEN TOUT |
| PA10 | SPIO_ MISO | TIME R0_C H2 | SDIO_ D0 | SQPI_ CSN | QSPI_ CSN | | | TIME R16_ CH0 | | | | | | DCI_D 1 ⁽¹⁾ | | EVEN TOUT |
| PA11 | SPI0_ SCK | TIME R0_C H3 | SDIO_ CK | SQPI_ D0 | QSPI_ IO0 | | | TIME R16_B RKIN | | | | | | DCI_D 2 ⁽¹⁾ | | EVEN TOUT |
| PA12 | | TIME R0_E TI | | | QSPI_ IO1 | | SPI0_ NSS | USAR T0_RT S | SQPI_ D1 | | TIME R16_ CH0_ ON | | SDIO_ D1 | DCI_D 3 ⁽¹⁾ | | EVEN TOUT |
| PA13 | JTMS/ SWDI O | | | TSITG | I2C0_ SMBA | | | | USAR T1_CT S | | | | | | | EVEN TOUT |
| PA14 | JTCK/ SWCL K | | | | I2C1_ SMBA | | | T0_RT S | USAR T1_RT S | | | | | | | EVEN TOUT |
| PA15 | JTDI | | | | I2C0_ SCL | SPI0_ NSS | I2C1_ SCL | USAR T0_R X | | | | | | | | EVEN TOUT |



Table 2-6. Port B alternate functions summary

| | | - abi | | | L and | mato | - and | ions s | | u. y | | | | | | |
|------|-----------------------------|--|-----------------------------------|-----------------------------------|-----------------------------|---|------------------------------------|-----------------------------------|-------------------------------------|-----------------------------|--------------------|-----------------------|----------------------------|----------------------------|---------------------------|---------------------------|
| Pin | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | ΔF10 | ΔF11 | ΔF12 | ΔF13 | AF14 | ΔF15 |
| Name | Aiv | ζ. | A1 2 | ξ. | Al 4 | ξ. 3 | ζi V | Αι / | AIO | Ais | Ai io | ζ: :: | AI 12 | Αι 15 | AI 14 | ξ. 13 |
| PB0 | | TIME R0_C H1_O N ⁽¹⁾ | TIME R2_C H1 ⁽¹⁾ | TIME R3_C H0 ⁽¹⁾ | TSI_G 1_IO0 ⁽ | | | | | | | | SDIO_ D1 ⁽¹⁾ | DCI_D 4 ⁽¹⁾ | DCI_D 6 ⁽¹⁾ | EVEN TOUT ⁽ |
| PB1 | | TIME R0_C H2_O N ⁽¹⁾ | TIME R3_C H1 ⁽¹⁾ | | TSI_G 1_IO1 ⁽ | | | | | | | | SDIO_ D2 ⁽¹⁾ | DCI_D 3 ⁽¹⁾ | DCI_D 5 ⁽¹⁾ | EVEN TOUT ⁽ |
| PB2 | | TIME R1_C H3 ⁽¹⁾ | TIME R3_C H2 ⁽¹⁾ | TIME R2_C H3 ⁽¹⁾ | TSI_G 1_IO2 ⁽ | | | | | | | | SDIO_ CK ⁽¹⁾ | DCI_D 2 ⁽¹⁾ | DCI_D 4 ⁽¹⁾ | EVEN TOUT ⁽ |
| PB3 | JTDO/ TRAC ESWO | TIME R1_C H1 | | QSPI_ IO2 | | SPI0_ SCK | SPI0_I O2 | USAR T0_R X | SQPI_ D2 | | USAR T2_CT S | TIME R15_B RKIN | SDIO_ D2 | | | EVEN TOUT |
| PB4 | NJTR ST | TIME R1_C H0/TI MER1 _ETI | | QSPI_ IO3 | | SPI0_ MISO | SPI0_I O3 | USAR T2_RT S | SQPI_ D3 | | | | SDIO_ D3 | | | EVEN TOUT |
| PB5 | IFRP_ OUT ⁽¹⁾ | TIME R1_C H3 ⁽¹⁾ | | | TSITG | SPI0_ MOSI ⁽ | | USAR T2_C K ⁽¹⁾ | | | | | | DCI_D 10 ⁽¹⁾ | | EVEN TOUT ⁽ |
| PB6 | TRAC ED0 ⁽¹⁾ | | | | | SPI1_ MISO ⁽ | | | | | | | | DCI_D 5 ⁽¹⁾ | | EVEN TOUT ⁽ |
| PB7 | TRAC ED1 ⁽¹⁾ | | TIME R3_C H1 ⁽¹⁾ | | I2C0_ SDA ⁽¹⁾ | SPI1_ NSS ⁽¹⁾ /I2S1_ WS ⁽¹⁾ | | USAR T0_R X ⁽¹⁾ | | | | | | DCI_V SYNC ⁽ | | EVEN TOUT ⁽ |
| PB8 | TRAC ED2 ⁽¹⁾ | | TIME R3_C H2 ⁽¹⁾ | | | SPI1_ SCK ⁽¹⁾ /I2S1_ CK ⁽¹⁾ | | | | | | | SDIO_ D4 ⁽¹⁾ | DCI_D 6 ⁽¹⁾ | | EVEN TOUT ⁽ |
| PB9 | TRAC ED3 ⁽¹⁾ | TIME R1_C H1 ⁽¹⁾ | TIME R3_C H3 ⁽¹⁾ | | | SPI1_ MOSI ⁽ ¹⁾ /I2S1 _SD ⁽¹⁾ | | | | | | | SDIO_ D5 ⁽¹⁾ | DCI_D 7 ⁽¹⁾ | | EVEN TOUT ⁽ |
| PB10 | | TIME R1_C H2 ⁽¹⁾ | TIME R3_E TI ⁽¹⁾ | | TSI_G 1_IO3 ⁽ | | | USAR T2_TX | | IFRP_ OUT ⁽¹⁾ | | | SDIO_ D7 ⁽¹⁾ | DCI_D 1 ⁽¹⁾ | DCI_D 3 ⁽¹⁾ | EVEN TOUT ⁽ |
| PB11 | | | TIME R0_C H1_O N | | TSI_G 2_IO0 | I2S1_ CKIN | | USAR T2_R X | | | USBF S_ID | | SDIO_ D6 | DCI_D 0 ⁽¹⁾ | DCI_D 2 ⁽¹⁾ | EVEN TOUT |
| PB12 | | TIME R0_B RKIN | TIME R0_C H3 | | TSI_G 2_IO1 | 2S1_ WS | | USAR T2_C K | | | USBF S_DP | | | DCI_D 1 ⁽¹⁾ | | EVEN TOUT |
| PB13 | | TIME R0_C H0_O N | | | _ | SPI1_ SCK/I 2S1_C K | | USAR T2_CT S | TIME R15_ CH0 | | USBF S_DM | | | DCI_D 0 ⁽¹⁾ | | EVEN TOUT |
| PB14 | | TIME R0_C H1_O N ⁽¹⁾ | | | TSI_G 2_IO3 ⁽ | SPI1_ MISO(| I2S1_ ADD_ SD ⁽¹⁾ | USAR T2_RT S ⁽¹⁾ | TIME R15_B RKIN ⁽¹ | | | | | | | EVEN TOUT ⁽ |
| PB15 | RTC_ REFIN | TIME R0_C H2_O N | | | I2C0_ SCL | SPI1_ MOSI/ I2S1_ SD | I2C1_ SCL | | USAR T0_TX | _ | | | | | | EVEN TOUT |



Table 2-7. Port C alternate functions summary

| Pin | | | | | | | | | | | | | | | | |
|------|-----------------------------------|--|-----------------------------------|--|-----------------------------|---|------------------------------------|---|--|-----------------------------------|---------------|------|----------------------------|----------------------------|-------------------------------------|---------------------------|
| Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 |
| PC0 | USAR T1_TX | | TIME R0_C H3 ⁽¹⁾ | | I2C0_ SMBA ⁽ | | | | | | | | | DCI_D 4 ⁽¹⁾ | HPDF _CKIN 0 ⁽¹⁾ | |
| PC1 | USAR T1_R X ⁽¹⁾ | TIME R0_B RKIN ⁽¹ | | | I2C1_ SMBA ⁽ | | | SPI1_ MOSI ⁽ ¹⁾ /I2S1 _SD ⁽¹⁾ | | | | | DCI_H SYNC(| DCI_D 8 ⁽¹⁾ | HPDF _CKIN 1 ⁽¹⁾ | |
| PC2 | TIME R0_E TI ⁽¹⁾ | TIME R0_C H0 ⁽¹⁾ | TIME R4_C H0 ⁽¹⁾ | | I2C0_ SCL ⁽¹⁾ | SPI1_ MISO ⁽ | I2S1_ ADD_ SD ⁽¹⁾ | | | I2C1_ SDA ⁽¹⁾ | | | DCI_V SYNC ⁽ | DCI_D 9 ⁽¹⁾ | HPDF _CKO UT ⁽¹⁾ | EVEN TOUT ⁽ |
| PC3 | | TIME R1_C H0 ⁽¹⁾ /T IMER1 _ETI ⁽¹⁾ | TIME R4_C H1 ⁽¹⁾ | | I2C0_ SDA ⁽¹⁾ | SPI1_ MOSI ⁽ 1)/I2S1 _SD ⁽¹⁾ | I2C1_ SCL ⁽¹⁾ | | TIME R0_C H0_O N ⁽¹⁾ | | | | DCI_P IXCLK | DCI_D 11 ⁽¹⁾ | HPDF _DAT AIN0 ⁽¹⁾ | EVEN TOUT ⁽ |
| PC4 | | I2S1_ ADD_ SD ⁽¹⁾ | TIME R2_C H2 ⁽¹⁾ | QSPI_ IO2 ⁽¹⁾ | | | SPI0_I O2 ⁽¹⁾ | | SQPI_ CLK ⁽¹⁾ | | | | DCI_D 6 ⁽¹⁾ | DCI_D 12 ⁽¹⁾ | | EVEN TOUT ⁽ |
| PC5 | CK_O UT1 ⁽¹⁾ | TIME R2_C H0 ⁽¹⁾ | TIME R2_C H3 ⁽¹⁾ | QSPI_ IO3 ⁽¹⁾ | | | SPI0_I O3 ⁽¹⁾ | USAR T2_R X ⁽¹⁾ | SQPI_ CSN ⁽¹⁾ | | | | DCI_D 7 ⁽¹⁾ | DCI_D 13 ⁽¹⁾ | DCI_D 5 ⁽¹⁾ | EVEN TOUT ⁽ |
| PC6 | TRAC ECK ⁽¹⁾ | TIME R0_B RKIN ⁽¹ | TIME R2_C H0 ⁽¹⁾ | | | I2S1_ MCK ⁽¹⁾ | | TIME R16_B RKIN ⁽¹ | TIME R0_C H1 ⁽¹⁾ | TIME R1_C H1 ⁽¹⁾ | USAR T2_TX | | SDIO_ D6 ⁽¹⁾ | DCI_D 0 ⁽¹⁾ | | |
| PC7 | TIME R0_E TI ⁽¹⁾ | | TIME R2_C H1 ⁽¹⁾ | TIME R0_C H1_O N ⁽¹⁾ | | SPI1_ SCK ⁽¹⁾ /I2S1_ CK ⁽¹⁾ | | TIME R16_ CH0 ⁽¹⁾ | USAR T2_R X ⁽¹⁾ | TIME R1_C H2 ⁽¹⁾ | | | SDIO_ D7 ⁽¹⁾ | DCI_D 1 ⁽¹⁾ | | |
| PC8 | | | TIME R2_C H2 | | | I2C0_ SDA | I2C1_ SDA | USAR T0_TX | | | | | SDIO_ D0 | DCI_D 2 ⁽¹⁾ | | EVEN TOUT |
| PC14 | USAR T0_C K | USAR T1_C K | | | | | | | | | | | | | | EVEN TOUT |
| PC15 | IFRP_ OUT | | | | | | | | | | | | | | | EVEN TOUT |

Note:

(1) Functions are available on GD32W515Px devices only.



3. Functional description

3.1. Arm[®] Cortex[®]-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption.

32-bit Arm® Cortex®-M33 processor core

- Up to 180 MHz operation frequency
- Ultra-low power, energy-efficient operation
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M33 processor is based on the ARMv8 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit (BPU)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Arm® TrustZone® technology, using the ARMv8-M main extension supporting secure and non-secure states
- Memory Protection Unit (MPU), supporting 8 regions for secure and 8 regions for non-secure
- Configurable secure attribute unit (SAU) supporting up to 8 memory regions
- Floating Point Unit (FPU)
- DSP Extension (DSP)

3.2. Embedded memory

- Up to 2048 Kbytes of SIP Flash memory
- Up to 32M bytes of EXT Flash memory
- Up to 448 Kbytes of SRAM with hardware parity checking

2048 Kbytes of inner Flash or 32M bytes of EXT Flash memory, and 448 Kbytes of inner SRAM at most is available for storing programs and data. <u>Table 2-2. GD32W515xx</u> memory map shows the memory map of the GD32W515xx series of devices, including



code, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 20 to 52 MHz crystal oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.62 to 3.63 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCTL) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 180 MHz/90 MHz/45MHz. See *Figure 2-4. GD32W515xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.54 V and down to 1.50V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.62 to 3.63 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} is 0 V.
- V_{DDA} range: 2.5 to 3.63 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAK} range: 1.62 to 3.63 V, power supply for RTC unit, LXTAL oscillator, BPOR, and two pads, including PC14 to PC15 when V_{DD} is not present.

3.4. Boot modes

At startup, a BOOT0 pin, a BOOT1 pin are used to select the boot memory address.

The BOOT0 value may come from the BOOT0 pin or from the value of SWBOOT0 bit in the EFUSE_CTL register to free the GPIO pad if needed.

The BOOT1 value may come from the PA14 pin or from the value of SWBOOT1 bit in the EFUSE_CTL register to free the GPIO pad if needed.



Table 3-1. BOOT0 modes

| SWBOOT0 | EFBOOT0 | BOOT0 PC8 pin | воото |
|---------|---------|---------------|-------|
| 0 | - | 0 | 0 |
| 0 | - | 1 | 1 |
| 1 | 0 | - | 0 |
| 1 | 1 | - | 1 |

Table 3-2. BOOT1 modes

| SWBOOT1 | EFBOOT1 | BOOT1 PA14 pin | BOOT1 |
|---------|---------|-------------------|-------|
| 0 | - | 0 | 0 |
| 0 | - | 1 | 1 |
| 1 | 0 | - | 0 |
| 1 | 1 | - | 1 |

Refer to <u>Table 3-3. Boot address modes when TrustZone is disabled (TZEN=0)</u> and <u>Table 3-4. Boot modes when TrustZone is enabled (TZEN=1)</u> for boot address when TrustZone is disabled and enabled respectively. When the EFBOOTLK bit in the EFUSE_CTL register is set, the boot memory address selected according to boot1 and boot0.

Table 3-3. Boot address modes when TrustZone is disabled (TZEN=0)

| EFBOOTLK | воото | BOOT1 | Boot address | Boot area |
|----------|-------|-------|--------------|------------------|
| 0 | 0 | | 0x08000000 | SIP Flash when |
| | | | | cfg_qspi is 0 |
| | | | | QSPI Flash when |
| | | | | cfg_qspi is 1 |
| 0 | 1 | 0 | 0x0BF40000 | Bootloader / ROM |
| 0 | 1 | 1 | 0x0A00000 | SRAM0 |
| 1 | 0 | - | 0x08000000 | SIP Flash when |
| | | | | cfg_qspi is 0 |
| | | | | QSPI Flash when |
| | | | | cfg_qspi is 1 |
| 1 | 1 | - | 0x0BF40000 | Bootloader / ROM |

When TrustZone is enabled by setting the TZEN option bit, the boot space must be in secure area.

Table 3-4. Boot modes when TrustZone is enabled (TZEN=1)

| GSSAC MD == 8'hc ⁽¹⁾ | EFBOOTLK | воото | BOOT1 | EFSB | Boot address | Boot area |
|---------------------------------------|----------|-------|-------|------|-----------------|-----------------|
| | | | | | | SPI Flash when |
| 0 | 0 | 0 | - | 0 | 0x0C000000 | cfg_qspi is 0 |
| | | | | | | QSPI Flash when |



| GSSAC MD == 8'hc ⁽¹⁾ | EFBOOTLK | воото | BOOT1 | EFSB | Boot address | Boot area |
|---------------------------------------|----------|-------|-------|------|-----------------|--|
| | | | | | | cfg_qspi is 1 |
| 0 | 0 | 0 | ı | 1 | 0X0FF84000 | secure boot |
| 0 | 0 | 1 | 0 | - | 0x0FF80000 | GSSA |
| 0 | 0 | 1 | 1 | - | 0x0E000000 | SRAM0 |
| - | 1 | 0 | | 0 | 0x0C000000 | SPI Flash when cfg_qspi is 0 QSPI Flash when cfg_qspi is 1 |
| - | 1 | 0 | - | 1 | 0X0FF84000 | secure boot |
| - | 1 | 1 | - | - | 0x0FF80000 | GSSA |
| 1 | 0 | - | - | - | 0x0FF80000 | GSSA |

Note: (1) When the GSSACMD bit field is 0x0C, it means 1, otherwise it means 0.

The BOOTx (x=0/1) value (either coming from the pin or the EFBOOTx bit) is latched upon reset release. It is up to the user to set BOOTx values to select the required boot mode. The BOOTx pin or EFBOOTx bit (depending on the EFBOOTLK and SWBOOTx bit value in the EFUSE_CTL register) is also re-sampled when exiting from Standby mode. Consequently, they must be kept in the required Boot mode configuration in Standby mode. After startup delay, the selection of the boot area is done before releasing the processor reset.

The embedded boot loader is located in the System memory, which is used to reprogram the Flash memory. The boot loader can be activated through one of the following serial interfaces: USART0 (PA8, PB15), USART1 (PA2, PA3) and USART1 (PB10, PB11).

3.5. Power saving modes

The MCU supports five kinds of power saving modes to achieve even lower power consumption. They are Sleep, Deep-sleep, Standby, SRAM_sleep and WIFI_sleep mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of IRC16M, HXTAL and PLLs are disabled. The contents of SRAM0 and registers are preserved. In non-secure mode, any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm non-secure,



LVD output, PVMO interrupt, WIFI11N wakeup, USBFS wakeup, RTC Tamper and Timestamp non-secure, RTC Wakeup event non-secure, I2C0 wakeup and USART0/USART2 wakeup. In secure mode, any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC Alarm secure, LVD output, PVMO interrupt, WIFI11N wakeup, USBFS wakeup, RTC Tamper and Timestamp secure, RTC Wakeup event secure, I2C0 wakeup and USART0/USART2 wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

■ Standby mode

In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLLs are disabled. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm/time stamp/tamper/auto wakeup events, the FWDGT reset, and the rising edge on WKUP pins.

■ SRAM_sleep mode

In SRAM_sleep mode, at least one of SRAM1/SRAM2/SRAM3 is power off. When the SRAM enters SRAM_sleep mode, the content of SRAM will lost. SRAM1/SRAM2/SRAM3 can be configured power on or power off when in run/sleep/deep_sleep mode. SRAM1/SRAM2/SRAM3 are power off when in standby mode/BKP_ONLY mode.

■ WIFI_sleep mode

In WIFI_sleep mode, WIFI_OFF domain power off. When exit from WIFI_sleep mode, WIFI is active mode, all WIFI power on.

3.6. Electronic fuse (EFUSE)

- One-time programmable nonvolatile EFUSE storage cells organized as 256*8 bit.
- All bits in the efuse cannot be rollback from 1 to 0.
- Can only be accessed through corresponding registers.

The Efuse controller has efuse macro that store system parameters. As a non-volatile unit of storage, the bit of efuse macro cannot be restored to 0 once it is programmed to 1. According to the software operation, the Efuse controller can program all the bits in the system parameters.

3.7. Instruction cache (ICACHE)

- Support 32KB cache with 2 ways, 1024 cache lines per way and 16B per cache line.
- Support fetch address without any wait state if cache hit.
- Support two performance counters: 32-bit hit monitor counter and16-bit miss monitor counter
- Support TrustZone security and configure registers to be protected at system level.



The instruction cache (ICACHE) is based on C-AHB code bus of Cortex-M33 processor. It is necessary to improve performance in fetching instruction and data from both internal and external memories.

3.8. General-purpose inputs/outputs (GPIOs)

- Up to 43 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 43 general purpose I/O pins (GPIO) in GD32W515xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC8, and PC14 ~ PC15 to implement logic input/output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/Event Controller Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions.

3.9. TrustZone protection controller union (TZPCU)

- TZSPC, TZBMPC and TZIAC have independent 32-bit AHB interface.
- For TZSPC, whether non-secure/non-privilege access is supported that is defined by secure/privilege configuration registers.
- For TZBMPC and TZIAC, only secure access is supported.
- For securable slave/master peripherals, secure/privilege state is defined in TZSPC registers.
- For off-chip memories, the size of non-secure area is defined in TZSPC registers.
- For on-chip RAM, the secure states of all blocks is defined in TZBMPC registers.

Three different sub-blocks, TrustZone® security privilege controller (TZSPC), TrustZone® block-based memory protection controller (TZBMPC) and TrustZone® illegal access controller (TZIAC) in TZPCU. These are the union function of TrustZone® protection controller which is beyond AHB and ARMv8-M and is used to configure system security or privilege in a product with programmable-security and privileged attributes. TZSPC is used to defines the secure/privilege state for securable slave/master peripherals. TrustZone® mark memory protection controller (TZMMPC) do the security checking of off-chip memories based on the size of non-secure area which is defined in TZSPC. For the on-chip RAM, the security checking is done based on block level which is configured by the TZBMPC through an AHB interface. TZIAC is used to enable all illegal access events for slave/master peripherals in system.



3.10. CRC calculation unit (CRC)

- 32-bit data input and 32-bit data output. Calculation period is 4 AHB clock cycles for 32-bit input data size from data entered to the calculation result available.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.
- Fixed polynomial: 0x4C11DB7

 X³²+X²⁶+X²³+X²²+X¹⁶+X¹²+X¹¹+X¹⁰+X⁸+X⁷+X⁵+X⁴+X²+X+1

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data. This CRC calculation unit can be used to calculate 32 bit CRC code with fixed polynomial.

3.11. True Random number generator (TRNG)

- About 40 periods of TRNG_CLK are needed between two consecutive random numbers
- Disable TRNG module will significantly reduce the chip power consumption
- 32-bit random value seed is generated from analog noise, so the random number is a true random number.

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise.

3.12. Direct memory access controller (DMA)

- 8 channels for DMA0 controller and 8 channels for DMA1 controller.
- Peripherals supported: Timers, ADC, SPIs, I2S, QSPI, I2Cs, USARTs, DCI, CAU, HAU, SDIO and HPDF.

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.



3.13. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.57 MSPS
- Hardware oversampling ratio adjustable from 2x to 256x improves resolution to 16-bit
- Input voltage range: V_{REF-} to V_{REF+}
- Temperature sensor

A 12-bit 2.57 MSPS multi-channel ADC is integrated in the device. It has a total of 12 multiplexed channels: up to 9 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and one channel for external battery power supply (V_{BAT}) channel. The input voltage range is between V_{REF-1} and V_{REF-1} . An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. The analog watchdog allows the application to detect whether the input voltage goes outside the user-defined higher or lower thresholds. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx, x=1, 2, 3, 4) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN9 input channel which is used to convert the sensor output voltage in a digital value.

To ensure a high accuracy on ADC, the independent power supply V_{DDA} is implemented to achieve better performance of analog circuits. V_{DDA} can be externally connected to V_{DD} through the external filtering circuit that avoids noise on V_{DDA} , and V_{SSA} should be connected to V_{SS} through the specific circuit independently.

3.14. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with sub-second, second, minute, hour, week day, day, month and year automatically correction.
- Alarm function with wake up from deep-sleep and standby mode capability.
- On-the-fly correction for synchronization with master clock. Digital calibration with
 0.95 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for



implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.15. Timers and PWM generation

- One 16-bit advanced timer (TIMER0), two 32-bit general timer (TIMER1, TIMER2), up to five 16-bit general timers (TIMER3, TIMER4, TIMER15 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- Two 24-bit SysTick timers down counter, a Non-secure SysTick timer and a Secure SysTick timer
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 and TIMER2 are based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. TIMER3 and TIMER4 is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER15 ~ TIMER16 are based on a 16-bit auto-reload up counter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer TIMER5, is mainly used as a simple 16-bit time base.

The GD32W515xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-stage prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.



The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.16. Universal synchronous asynchronous receiver transmitter (USART)

- Maximum speed up to 11.25 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface
- Dual clock domain
- Wake up from Deep-sleep mode

The USART (USART0, USART1, USART2) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.17. Inter-integrated circuit (I2C)

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 3.0 and PMBus 1.3 compatible
- Wakeup from Deep-sleep mode on I2C0 address match

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100



KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.18. Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.

3.19. Inter-IC sound (I2S)

- Sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32W515xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1. The audio sampling frequency from 8 KHz to 192 KHz is supported.

3.20. Serial/Quad Parallel Interface (SQPI)

- SQPI controller support configuring output clock frequency which is divided by HCLK.
- SQPI controller support no address phase and data phase operation which is named special command by the controller.
- SQPI controller support 256MB external memory space.

 Logic memory address range: 0x6000_0000 0x6FFF_FFF.
- SQPI controller support 6 types mode for different combination of command, address, waitcycle, and data phase.

Serial/Quad Parallel Interface (SQPI) is a controller for external serial/dual/quad parallel interface memory peripheral. For example: SQPI-PSRAM and SQPI-FLASH. With this controller, users can use external SQPI interface memory as SRAM simply.



3.21. Quad-SPI interface (QSPI)

- Four functional modes: indirect(address extend), status-polling, memory-mapped and FMC mode
- Fully programmable command format for both indirect and memory mapped mode
- Integrated FIFO for transmission/reception
- 8, 16, or 32-bit data accesses
- DMA channel for indirect mode
- Support TrustZone architecture to isolate the secure area and non-secure area

The QSPI is a specialized interface that communicate with Flash memories. This interface support single, dual or quad SPI FLASH.

3.22. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.23. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USBCLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator).

3.24. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported



- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

3.25. Touch sensing interface (TSI)

- 3 fully parallel groups implemented.
- 9 IOs configurable for capacitive sensing Channel Pins and 3 for Sample Pins.
- Configurable transfer sequence frequency.

Touch Sensing Interface (TSI) provides a convenient solution for touch keys, sliders and capacitive proximity sensing applications. The controller builds on charge transfer method. Placing a finger near fringing electric fields adds capacitance to the system and TSI is able to measure this capacitance change using charge transfer method.

3.26. Cryptographic acceleration Unit (CAU)

- Supports DES, TDES or AES (128, 192, or 256) algorithms.
- DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode
- AES supports 128bits-key, 192bits-key or 256 bits-key
- AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode, Counter mode (CTR) mode, Galois/counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), cipher message authentication code mode (CMAC), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).
- DMA transfer for incoming and outgoing data is supported

The Cryptographic Acceleration Unit supports acceleration of DES, TDES or AES (128, 192, or 256) algorithms. The DES/TDES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode. The AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode, Counter mode (CTR) mode, Galois/counter mode (GCM), Galois message authentication code mode (GMAC), Counter with CBC-MAC (CCM), cipher message authentication code mode (CMAC), Cipher Feedback mode (CFB) and Output Feedback mode (OFB).



3.27. Hash acceleration unit (HAU)

- Supports SHA-1, SHA-224 and SHA-256 algorithms, compliant with FIPS PUB 180-2 (Federal Information Processing Standards Publication 180-2)
- Supports MD5 compliant with IETF RFC 1321 (Internet Engineering Task Force Request For Comments number 1321)
- Supports HMAC (keyed-hash message authentication code) algorithm
- Automatic swapping to comply with the big-endian or little-endian for MD5, SHA-1, SHA-224 and SHA-256 algorithms
- Automatic padding to fit module 512
- Support DMA mode for input data flow

The HAU supports acceleration of SHA-1, SHA-224, SHA-256, MD5 algorithm and the HMAC (keyed-hash message authentication code) algorithm, which calling the SHA-1, SHA-224, SHA-256 or MD5 hash function to calculate key, message, digest three times.

3.28. Public Key Cryptographic Acceleration Unit (PKCAU)

- Support RSA/DH algorithms with up to 3136 bits of operands
- Support ECC algorithm with up to 640 bits of operands
- Embedded RAM of 3584 bytes
- Conversion between the Montgomery domain and the natural domain
- only 32-bit access is supported

Public key encryption is also called asymmetric encryption, asymmetric encryption algorithms use different keys for encryption and decryption. The Public Key Cryptographic Acceleration Unit (PKCAU) can accelerate RSA (Rivest, Shamir and Adleman), Diffie-Hellmann (DH key exchange) and ECC (elliptic curve cryptography) in GF(p) (Galois domain). These operations are performed in the Montgomery domain to improve computational efficiency.

3.29. High-Performance Digital Filter (HPDF)

- Two multiplex digital serial input channels
- Two internal digital parallel input channels
- Up to 24 bit output data resolution
- Flexible conversion configuration function
- Configurable Sinc filter and integrator

A high performance digital filter module (HPDF) for external sigma delta (Σ - Δ) modulator is integrated in GD32W515xx. HPDF supports SPI interface and Manchester-coded single-wire interface. The external sigma delta modulator can be connected with MCU by the serial interface, and the serial data stream output by sigma delta modulator can be



filtered. In addition, HPDF also supports the parallel data stream input function to filter the data in the internal memory of the MCU.

3.30. Infrared ray port (IFRP)

- The IFRP output signal is decided by TIMER15_CH0 and TIMER16_CH0.
- To get correct infrared ray signal, TIMER15 should generate low frequency modulation envelope signal, and TIMER16 should generate high frequency carrier signal.

Infrared ray port (IFRP) is used to control infrared light LED, and send out infrared data to implement infrared ray remote control.

There is no register in this module, which is controlled by TIMER15 and TIMER16. The IFRP_OUT pin can be configured by GPIO alternate function selected register.

3.31. WiFi

3.31.1. Standards Supported

- 802.11b/g/n(2.4G) compatible
- 802.11e QoS Enhancement (WMM)
- 802.11i (WPA, WPA2). Open, shared key, and pair-wise key authentication services
- WiFi WPS
- WiFi Direct
- Integrated TCP/IP protocol

3.31.2. WiFi MAC

- Transmission and reception of aggregated MPDUs (A-MPDU) for high throughput (HT).
- Support for immediate ACK and Block-ACK policies.
- Support for power management schemes, including WMM power-save, power-save multi-poll (PSMP), and multiphase PSMP operation.
- Interframe space timing support, including RIFS.
- Support for RTS/CTS and CTS-to-self frame sequences for protecting frame exchanges.
- Back-off counters in hardware for supporting multiple priorities as specified in the WMM specification.
- Timing synchronization function (TSF), network allocation vector (NAV) maintenance, and target beacon transmission time (TBTT) generation in hardware.
- Hardware engine for AES-CCMP, legacy WPA TKIP, legacy WEP ciphers, and support for key management.



 Programmable independent basic service set (IBSS) or infrastructure basic service set or Access Point functionality.

3.31.3. WiFi PHY

- Single antenna 1x1 stream in 20MHz and 40MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48, 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800ns guard interval: 6.5, 13.0, 19.5, 26, 39, 52.0, 58.5, 65.0Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 400ns guard interval: 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65, 72.2Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 40MHz, 800ns guard interval: 13.5, 27, 40.5, 54, 81, 108, 121.5, 135Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 40MHz, 400ns guard interval: 15, 30, 45, 60, 90, 120, 135, 150Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection
- Digital calibration algorithms to handle CMOS RF chip process, voltage, and temperature (PVT) variations
- Per-packet channel quality and signal-strength measurements
- Compliance with FCC and other worldwide regulatory requirements

3.31.4. WiFi Radio

- Fractional-N for multiple reference clock support
- Integrated PA with power control
- Optimized Tx gain distribution for linearity and noise performance
- Direct conversion architecture
- On-chip gain selectable LNA with optimized noise figure
- High dynamic range AGC
- Frequency Range 2.4G-2.5G

3.32. Debug mode

Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.



3.33. Package and operation temperature

- QFN56 (GD32W515Px) and QFN36 (GD32W515Tx).
- Operation temperature range: -40°C to +85°C (industrial level).



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings (1)(4)

| Symbol | Parameter | Min | Max | Unit |
|--------------------|---|-------|------------------------|------|
| V_{DD} | External voltage range ⁽²⁾ | - 0.3 | 3.63 | V |
| V_{DDA} | External analog supply voltage | - 0.3 | 3.63 | ٧ |
| V _{BAT} | External battery supply voltage | - 0.3 | 3.63 | V |
| AVDD33_ANA | Wifi Analog voltage | - 0.3 | 3.63 | V |
| AVDD33_PA | Wifi PA voltage | - 0.3 | 3.63 | V |
| AVDD33_CLK | Wifi Clock voltage | - 0.3 | 3.63 | V |
| Vin | Input voltage on 5V tolerant pin ⁽³⁾ | - 0.3 | V _{DD} + 3.63 | V |
| VIN | Input voltage on other I/O | - 0.3 | 3.63 | V |
| $ \Delta V_{DDx} $ | Variations between different V_{DD} power pins | _ | 50 | mV |
| lio | Maximum current for GPIO pin | _ | ±25 | mA |
| TA | Operating temperature range | -40 | +85 | °C |
| T _{STG} | Storage temperature range | -65 | +150 | °C |
| TJ | Maximum junction temperature | _ | 125 | °C |

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

| Symbol Parameter | | Conditions | Min ⁽¹⁾ | Тур | Max ⁽¹⁾ | Unit |
|---|--------------------------------|------------|--------------------|-----|--------------------|------|
| V_{DD} | V _{DD} Supply voltage | | 1.62 | 3.3 | 3.63 | V |
| V _{DDA} Analog supply voltage | | _ | 2.7 | 3.3 | 3.63 | V |
| V_{BAT} | Battery supply voltage — — | | 1.62 | 3.3 | 3.63 | V |
| AVDD33_ANA ⁽²⁾ Wifi Analog voltage | | _ | 2.7 | 3.3 | 3.63 | V |
| AVDD33_PA ⁽²⁾ | Wifi PA voltage | _ | 2.7 | 3.3 | 3.63 | V |
| AVDD33_CLK ⁽²⁾ Wifi Clock voltage | | _ | 2.7 | 3.3 | 3.63 | V |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.


⁽³⁾ V_{IN} maximum value cannot exceed 6.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.

⁽²⁾ WIFI TX performance degrade when AVDD33 voltage below 3.0 $\,\mathrm{V}.$



Figure 4-1. Recommended power supply decoupling capacitors (1)(2)



- (1) When using precision internal reference voltage, and a bypass capacitor about 0.1 μ F (or 1 μ F connected in parallel, which is recommended) to ground is required.
- (2) AVDD33 include AVDD33_PA, AVDD33_ANA, AVDD33_CLK.
- (3) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency

| Symbol | Parameter | Conditions | Min | Max | Unit |
|-------------------|----------------------|------------|-----|-----|------|
| f _{HCLK} | AHB clock frequency | _ | _ | 180 | MHz |
| f _{APB1} | APB1 clock frequency | _ | _ | 45 | MHz |
| f _{APB2} | APB2 clock frequency | _ | _ | 90 | MHz |

Table 4-4. Operating conditions at Power up/ Power down (1)

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|--------------------------------|------------|-----|-----|-------|
| t _{VDD} | V _{DD} rise time rate | | _ | 8 | // |
| | V _{DD} fall time rate | _ | 20 | _ | μs /V |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

| Symbol | Parameter | Conditions | Тур | Unit |
|-----------------------|---------------|--------------------------|------|------|
| t _{start-up} | Start-up time | Clock source from HXTAL | 1415 | -10 |
| | | Clock source from IRC16M | 246 | μs |

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction.
- (3) PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics (1)(2)

| Symbol | Parameter | Тур | Unit |
|-------------------------|--|-----|------|
| tsleep | Wakeup from Sleep mode | 7.2 | |
| t _{Deep-sleep} | Wakeup from Deep-sleep mode(LDO On) | 1.7 | μs |
| | Wakeup from Deep-sleep mode(LDO in low power mode) | 1.7 | |



| Symbol | Parameter | Тур | Unit |
|---------|---|-----|------|
| | Wakeup from Deep-sleep mode(LDO On and Low driver mode) | 62 | |
| | Wakeup from Deep-sleep mode(LDO in low power and Low driver | 62 | |
| | mode) | 02 | |
| tSandby | Wakeup from Standby mode | 261 | |

⁽¹⁾ Based on characterization, not tested in production.

4.3. Power consumption

GD32W515xx is designed with advanced power management technologies and suitable for Internet of Things applications.

Table 4-7. WIFI Power consumption characteristics (1)(2)(3)

| Power Mode | MCU State | WiFi State | |
|-------------|----------------------------|--|--|
| Active | Active | Active | |
| WiF: Class | Antivo | Power save mode: WiFi wake up periodically to | |
| WiFi Sleep | Active | listen beacon frame to stay connected to the AP. | |
| Mild Class | Power on, PLL off, Clock | Power save mode: WiFi wake up periodically to | |
| Mild Sleep | gated | listen beacon frame to stay connected to the AP. | |
| Hibernation | Mostly power off, only the | Power off | |
| nibernation | wake up source is power on | Power on | |
| Shutdown | _ | Power off | |

Table 4-8. WIFI Power consumption characteristics (1)(2)(3)

| Power Mode | Description | Consumption | unit |
|-------------|---|-------------|------|
| | WiFi Tx 802.11b, CCK 11Mbps, Pout = | 359 | mA |
| | +17dBm ⁽⁴⁾ | | IIIA |
| | WiFi Tx 802.11g, OFDM 54Mbps, | 326 | mA |
| | Pout=+15dBm ⁽⁴⁾ | | IIIA |
| | WiFi Tx 802.11n, HT 20M MCS7, | 306 | mA |
| A ative | Pout=+13dBm ⁽⁴⁾ | | IIIA |
| Active | WiFi Tx 802.11n, HT 40M MCS7, | 299 | mA |
| | Pout=+12dBm ⁽⁴⁾ | | mA |
| | WiFi Rx 802.11b, CCK 11Mbps, -80dBm ⁽⁵⁾ | 146 | mA |
| | WiFi Rx 802.11g, OFDM 54Mbps, -70dBm ⁽⁵⁾ | 170 | mA |
| | WiFi Rx 802.11n, HT 20M MCS7, -65dBm ⁽⁵⁾ | 164 | mA |
| | WiFi Rx 802.11n, HT 40M MCS7, -62dBm ⁽⁵⁾ | 162 | mA |
| WiFi Sleep | MCU in Run mode ⁽⁶⁾ | 56.5 | mA |
| Mild Sleep | DTIM=1 | 1.8 | mA |
| Hibernation | MCU in Standby mode ⁽⁷⁾ | 5.4 | μA |
| Shutdown | _ | | mA |

⁽¹⁾ Below data are measured at antenna port of GD wifi demoboard.

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC16M = System clock = 16 MHz.



- (2) Unless otherwise specified, all values given for TA condition and test result is mean value.
- (3) DC Power = 3.3 V, HXTAL = 40 MHz, MCU Frequency = 180 MHz.
- (4) Continuous Tx, Duty cycle = 100%.
- (5) Rx Packet Length = 1024 Bytes.
- (6) $V_{DD} = V_{DDA} = 3.3 \text{ V}$, HXTAL = 40 MHz, System clock = 180 MHz, All peripherals enabled, except WiFi.
- (7) $V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on, RTC on.}$

Table 4-9. Power consumption characteristics (2)(3)(4)(5)(6)

| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
|-----------------------------------|------------------------------|---|------------|--------------------|-----|------|
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 180 MHz, All peripherals | - | 56.5 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 180 MHz, All peripherals | - | 29.7 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 168 MHz, All peripherals | | 52.9 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 168 MHz, All peripherals | | 27.8 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | Supply current (Run mode) | System clock = 120 MHz, All peripherals | _ | 38.4 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 120 MHz, All peripherals | - | 20.5 | _ | mA |
| I _{DD} +I _{DDA} | | disabled | | | | |
| IDDTIDDA | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 108 MHz, All peripherals | _ | 34.8 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 108 MHz, All peripherals | _ | 18.6 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 96 MHz, All peripherals | _ | 31.2 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 96 MHz, All peripherals | _ | 16.8 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 72 MHz, All peripherals | - | 24 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | System clock = 72 MHz, All peripherals | — | 13.2 | _ | mA |
| | | disabled | | | | |



| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
|--------|-----------|--|-----|--------------------|-----|------|
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | System clock = 48 MHz, All peripherals | _ | 16.6 | _ | mA |
| | | enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 48 MHz, All peripherals | _ | 9.5 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 36 MHz, All peripherals | _ | 13 | _ | mA |
| | | enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | System clock = 36 MHz, All peripherals | _ | 7.7 | _ | mA |
| | | disabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 25 MHz, PLL off, All | _ | 9.5 | _ | mA |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System clock = 25 MHz, PLL off, All | _ | 5.8 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 16 MHz, PLL off, All peripherals | _ | 7.8 | _ | mA |
| | | enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 16 MHz, PLL off, All peripherals | _ | 4.8 | _ | mA |
| | | disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 8 MHz, PLL off, All peripherals | _ | 5.5 | _ | mA |
| | | enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 8 MHz, PLL off, All peripherals | _ | 3.6 | _ | mA |
| | | disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 4 MHz, PLL off, All peripherals | _ | 4.4 | _ | mA |
| | | enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 4 MHz, PLL off, All peripherals | _ | 3.1 | _ | mA |
| | | disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 2 MHz, PLL off, All peripherals | _ | 3.8 | _ | mA |
| | | enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | clock = 2 MHz, PLL off, All peripherals | _ | 2.8 | _ | mA |
| | | disabled | | | | |
| | | clock = 2 MHz, PLL off, All peripherals | _ | 2.8 | _ | mA |



| | Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
|---|--------|----------------|--|-----|--------------------|-----|------|
| - | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 180 MHz, CPU clock off, | _ | 43.1 | _ | mA |
| | | | All peripherals enabled | | | | |
| | | | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$ | | | | |
| | | | System Clock = 180 MHz, CPU clock off, | _ | 16.1 | _ | mA |
| | | | All peripherals disabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 168 MHz, CPU clock off, | _ | 40.3 | _ | mA |
| | | | All peripherals enabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 168 MHz, CPU clock off, | _ | 15.1 | _ | mA |
| | | | All peripherals disabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 120 MHz, CPU clock off, | _ | 29 | _ | mA |
| | | | All peripherals enabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 120 MHz, CPU clock off, | _ | 11 | _ | mA |
| | | | All peripherals disabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 108 MHz, CPU clock off, | _ | 26.2 | _ | mA |
| | | Supply current | All peripherals enabled | | | | |
| | | (Sleep mode) | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 108 MHz, CPU clock off, | _ | 9.9 | _ | mA |
| | | | All peripherals disabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 96 MHz, CPU clock off, All | _ | 23.4 | _ | mΑ |
| | | | peripherals enabled | | | | |
| | | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | | System Clock = 96 MHz, CPU clock off, All | _ | 8.9 | _ | mΑ |
| | | | peripherals disabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 72 MHz, CPU clock off, All | _ | 17.7 | _ | mA |
| | | | peripherals enabled | | | | |
| | | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | | System Clock = 72 MHz, CPU clock off, All | _ | 6.9 | _ | mA |
| | | | peripherals disabled | | | | |
| | | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | | System Clock = 48 MHz, CPU clock off, All | _ | 12.1 | _ | mA |
| | | | peripherals enabled | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | | System Clock = 48 MHz, CPU clock off, All | _ | 4.9 | _ | mA |
| | | | peripherals disabled | | | | |



| | ODOZVV | | | | | |
|--------|----------------|--|-----|--------------------|-----|--------|
| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | System Clock = 36 MHz, CPU clock off, All | _ | 9.3 | _ | mΑ |
| | | peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System Clock = 36 MHz, CPU clock off, All | _ | 3.8 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz, | | | | |
| | | System Clock = 25 MHz, PLL off, CPU | _ | 6.4 | _ | mA |
| | | clock off, All peripherals enabled | | | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ | | | | |
| | | System Clock = 25 MHz, PLL off, CPU | _ | 2.7 | _ | mA |
| | | clock off, All peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 16 MHz, PLL off, CPU clock off, All | | 5.3 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 16 MHz, PLL off, CPU clock off, All | | 2.4 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 8 MHz, PLL off, CPU clock off, All | _ | 3.6 | _ | mA |
| | | peripherals enabled | | 0.0 | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 8 MHz, PLL off, CPU clock off, All | _ | 1.7 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 4 MHz, PLL off, CPU clock off, All | _ | 2.7 | _ | mA |
| | | peripherals enabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 4 MHz, PLL off, CPU clock off, All | _ | 1.4 | _ | mA |
| | | peripherals disabled | | | | |
| | | V _{DD} = V _{DDA} = 3.3 V, IRC = 16 MHz, System | | | | |
| | | Clock = 2 MHz, PLL off, CPU clock off, All | | 2.3 | _ | mA |
| | | peripherals enabled | | 2.0 | | 1111 |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V, IRC} = 16 \text{ MHz, System}$ | | | | |
| | | Clock = 2 MHz, PLL off, CPU clock off, All | | 1.3 | _ | mA |
| | | peripherals disabled | | 1.0 | | 1117 (|
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in normal power | | | | |
| | | and normal driver mode, IRC32K off, RTC | _ | 352.7 | _ | μA |
| | Supply current | off, All GPIOs analog mode | | 002.1 | | μΛ |
| | (Deep-Sleep | V _{DD} = V _{DDA} = 3.3 V, LDO in low power and | | | | |
| | mode) | normal driver mode, IRC32K off, RTC off, | | 325 | | 110 |
| | | | | 323 | | μA |
| | | All GPIOs analog mode | | | | |



| | Symbol Parameter | | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
|---|------------------|----------------|---|-----|--------------------|---|------|
| - | | | V _{DD} = V _{DDA} = 3.3 V, LDO in normal power | | | | |
| | | | and low driver mode, IRC32K off, RTC off, | _ | 229.7 | _ | μA |
| | | | All GPIOs analog mode | | | | |
| | | | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and | | | | |
| | | | low driver mode, IRC32K off, RTC off, All | _ | 200.8 | _ | μA |
| | | | GPIOs analog mode | | | | |
| | | | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K on, | | | | |
| | | | RTC on | _ | 5.4 | _ | μA |
| | | Supply current | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K on, | | 5.0 | | |
| | | (Standby mode) | RTC off | | 5.2 | _ | μA |
| | | | V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC32K off, | | 4.9 | | |
| | | | RTC off | | 4.9 | | μΑ |
| ĺ | | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on | | | 7 — µ. 3 — µ. 7 — µ. 7 — µ. 7 — µ. 7 — µ. | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.98 | _ | μΑ |
| | | | Highest driving | | | .98 — μ .88 — μ | |
| | | | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3V$, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.88 | _ | μΑ |
| | | | Highest driving | | | | |
| | | | V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.77 | _ | μΑ |
| | | | Highest driving | | | | |
| | | Battery supply | V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.43 | _ | μΑ |
| | | | Highest driving | | | | |
| | | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.57 | _ | μΑ |
| | I BAT | current(Backup | Higher driving | | | | |
| | | mode) | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3V$, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.48 | _ | μΑ |
| | | | Higher driving | | | | |
| | | | V_{DD} off, V_{DDA} off, $V_{BAT} = 2.7V$, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.37 | _ | μΑ |
| | | | Higher driving | | | | |
| | | | V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL | _ | 1.17 | _ | μΑ |
| | | | Higher driving | | | | |
| | | | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.63V$, LXTAL on | | | | |
| | | | with external crystal, RTC on, LXTAL High | _ | 1.16 | _ | μΑ |
| | | | driving | | | | |
| | | | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3V$, LXTAL on | | 1.08 | _ | μA |
| | | | with external crystal, RTC on, LXTAL High | | | | μ, , |



| Symbol | Parameter | Conditions | Min | Typ ⁽¹⁾ | Max | Unit |
|--------|-----------|---|-----|--------------------|-----|------|
| | | driving | | | | |
| | | | | | | |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 2.7V, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL High | _ | 0.97 | _ | μA |
| | | driving | | | | |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL High | _ | 0.82 | _ | μΑ |
| | | driving | | | | |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 3.63V, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL | | 1.03 | _ | μΑ |
| | | Lower driving | | | | |
| | | V_{DD} off, V_{DDA} off, $V_{BAT} = 3.3V$, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL | _ | 0.94 | _ | μΑ |
| | | Lower driving | | | | |
| | | V_{DD} off, V_{DDA} off, $V_{BAT} = 2.7V$, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL | _ | 0.83 | _ | μΑ |
| | | Lower driving | | | | |
| | | V _{DD} off, V _{DDA} off, V _{BAT} = 1.62V, LXTAL on | | | | |
| | | with external crystal, RTC on, LXTAL | _ | 0.68 | _ | μΑ |
| | | Lower driving | | | | |

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for T_A condition and test result is mean value.
- (3) When System Clock is greater than 16 MHz, a crystal 25 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (4) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.
- (5) With large margin, it will be adjusted according to the mass production data.
- (6) When Wifi power off.

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-10. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-10. EMS characteristics (1)

| Symbol | Parameter | Conditions | Level/Class |
|---------------------------------------|---|--|-------------|
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Voltage applied to all device pins to | $T_A = 25$ °C, QFN56, | TBD |
| V _{ESD} | induce a functional disturbance | e a functional disturbance f _{HCLK} = 180 MHz | |
| | | conforms to IEC 61000-4-2 | |
| \/ | Fast transient voltage burst applied to | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | TDD |
| V _{FTB} | induce a functional disturbance through | T _A = 25 °C, QFN56, | TBD |



| Symbol | Parameter | Conditions | Level/Class |
|--------|----------------------------|-----------------------------|-------------|
| | 100 pF on V_{DD} and GND | f _{HCLK} = 180 MHz | |
| | | conforms to IEC 61000-4-4 | |

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-11. Power supply supervisor characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|-----------------------------------|-------------------------------|-----|------|----------|------|
| | | LVDT[2:0] = 000, rising edge | _ | 2.21 | _ | V |
| | | LVDT[2:0] = 000, falling edge | _ | 2.11 | _ | V |
| | Low Voltage Detector Threshold | LVDT[2:0] = 001, rising edge | | 2.37 | | V |
| | | LVDT[2:0] = 001, falling edge | _ | 2.25 | _ | V |
| | | LVDT[2:0] = 010, rising edge | _ | 2.51 | _ | V |
| | | LVDT[2:0] = 010, falling edge | | 2.39 | | V |
| | | LVDT[2:0] = 011, rising edge | _ | 2.65 | _ | V |
| V (1) | | LVDT[2:0] = 011, falling edge | _ | 2.54 | _ | V |
| $V_{LVD}^{(1)}$ | | LVDT[2:0] = 100, rising edge | _ | 2.80 | _ | V |
| | | LVDT[2:0] = 100, falling edge | _ | 2.68 | _ | V |
| | | LVDT[2:0] = 101, rising edge | | 2.94 | _ | V |
| | | LVDT[2:0] = 101, falling edge | _ | 2.83 | _ | V |
| | | LVDT[2:0] = 110, rising edge | _ | 3.08 | _ | V |
| | | LVDT[2:0] = 110, falling edge | _ | 2.98 | _ | V |
| | | LVDT[2:0] = 111, rising edge | | 3.23 | | V |
| | | LVDT[2:0] = 111, falling edge | _ | 3.13 | _ | V |
| V _{LVDhyst} ⁽²⁾ | LVD hysteresis | _ | _ | 111 | _ | mV |
| V _{POR} ⁽¹⁾ | Power on reset threshold | | _ | 1.55 | _ | ٧ |
| V _{PDR} ⁽¹⁾ | Power down reset threshold | _ | _ | 1.51 | _ | V |
| V _{PDRhyst} ⁽²⁾ | PDR hysteresis | | _ | 40 | <u> </u> | mV |
| t _{RSTTEMPO} (2) | Reset temporization | | _ | 2.45 | _ | ms |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-12. ESD characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|--|-----|-----|------|------|
| V _{ESD(HBM)} | Electrostatic discharge voltage (human body model) | $T_A = 25 \text{ °C};$ ESDA/JEDEC JS-001- | | | 4000 | V |
| 1 202(1.12.11) | | 2017 | | | | - |
| | Electrostatic discharge voltage (charge device model) | T _A = 25 °C; | | | | |
| V _{ESD(CDM)} | | ESDA/JEDEC JS-002- | _ | _ | 2000 | V |
| | voltage (charge device model) | 2018 | | | | |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-13. Static latch-up characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|----------------------------------|---------------------------------|-----|-----|------|------|
| | I-test | T _A = 25 °C; JESD78E | _ | | ±200 | mA |
| LU | V _{supply} over voltage | 1A = 25 C, JESD/6E | _ | _ | 5.4 | V |

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-------------------------------------|------------------------------|--|------|-----|-----|------|
| f _{HXTAL} (1) | Frequency Range | | 19.2 | 40 | 52 | MHz |
| C _{HXTAL} ⁽²⁾ | Crystal load Capacitance | _ | 9 | 10 | 12 | pF |
| ESR ⁽²⁾ | Equivalent Series Resistance | _ | _ | _ | 70 | Ω |
| f_tol ⁽²⁾ | Frequency tolerance | Initial and over | -20 | _ | 20 | ppm |
| | | temperature | | | | |
| t _{SUHXTAL} ⁽¹⁾ | Crystal startup time | $V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C},$ | | 1.2 | _ | ms |
| (SUHXTAL) | | f _{HXTAL} = 40 MHz | | | | 1115 |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-15. High speed external user clock characteristics (HXTAL in bypass mode)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|---------------------|------------|-----|-----|-----|------|
| f _{HXTAL_ext} ⁽¹⁾ | Frequency Range | | _ | 40 | | MHz |
| V _{HXTAL} ⁽²⁾ | OSCIN Input Voltage | _ | 0.7 | _ | 3.3 | V |

⁽²⁾ There is space for adjustment, it will be tested soon.

⁽²⁾ There is space for adjustment, it will be tested soon.

⁽²⁾ Guaranteed by design, not tested in production.



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------|---------------------|-------------------------------------|-----|-----|------|--------|
| Ducy _(HXTAL) (2) | Duty cycle | _ | 45 | 50 | 55 | % |
| | | @1kHz, f _{HXTAL} = 40 MHz | _ | _ | -125 | dBc/Hz |
| PN ⁽²⁾ | Phase Noise | @10kHz f _{HXTAL} = 40 MHz | _ | _ | -138 | dBc/Hz |
| | | @100kHz f _{HXTAL} = 40 MHz | _ | _ | -143 | dBc/Hz |
| f_tol (2) | Frequency tolerance | Initial and over temperature | -20 | _ | 20 | ppm |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|--------------------------------------|--|---|----------|--------|-----|------|--|
| f _{LXTAL} ⁽¹⁾ | Crystal or ceramic frequency | $V_{DD} = 3.3 \text{ V}$ | _ | 32.768 | _ | kHz | |
| C _{LXTAL} ⁽²⁾⁽³⁾ | Recommended matching capacitance on OSC32IN and OSC32OUT | ı | _ | 15 | l | pF | |
| | | Lower driving capability | _ | 4.5 | | | |
| (2) | | Medium low driving capability | _ | 6.5 | | | |
| gm ⁽²⁾ | Oscillator transconductance | Medium high driving capability | <u> </u> | | | μΑ/V | |
| | | Higher driving capability | _ | 19 | _ | | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ Lower driving capability | _ | 0.55 | 1 | | |
| (1) | Crystal or ceramic operating | V _{DD} = V _{DDA} = 3.3 V, Medium low driving capability | _ | 0.65 | 1 | 1 | |
| IDDLXTAL (1) | current | $V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ Medium}$ high driving capability | _ | 0.95 | 1 | μА | |
| | | $V_{DD} = V_{DDA} = 3.3 \text{ V}$, Higher driving capability | _ | 1.25 | _ | | |
| t _{SULXTAL} (1)(4) | Crystal or ceramic startup time | $V_{DD} = 3.3 \text{ V}$ | _ | 2 | _ | s | |

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S), For C_{LXTAL1} and C_{LXTAL2}, it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD}, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S, it is PCB and MCU pin stray capacitance.

⁽⁴⁾ t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|---|--------------------------------------|-------------------------|---------------------|--------|---------------------|------|--|
| f _{LXTAL_ext} (1) External clock source or oscillator frequency | | V _{DD} = 3.3 V | _ | 32.768 | 1000 | kHz | |
| V _{LXTALH} ⁽²⁾ | OSC32IN input pin high level voltage | V _{DD} = 3.3 V | 0.7*V _{DD} | _ | _ | - | |
| V _{LXTALL} ⁽²⁾ | OSC32IN input pin low level voltage | VDD = 3.3 V | _ | _ | 0.3*V _{DD} | V | |
| t _{H/L(LXTAL)} (2) | OSC32IN high or low time | | 450 | | _ | nc | |
| t _{R/F(LXTAL)} (2) | OSC32IN rise or fall time | _ | _ | _ | 50 | ns | |
| C _{IN} ⁽²⁾ | OSC32IN input capacitance | | _ | 5 | _ | pF | |
| Ducy _(LXTAL) (2) | Duty cycle | _ | 30 | _ | 70 | % | |

⁽¹⁾ Based on characterization, not tested in production.

4.8. Internal clock characteristics

Table 4-18. High speed internal clock (IRC16M) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------------|--|---|-----|-----|-----|------|
| firc16M | High Speed Internal Oscillator (IRC16 M) frequency | V _{DD} = V _{DDA} = 3.3 V | _ | 16 | | MHz |
| ACCirc16M | IRC16 M oscillator Frequency | 2.7 V \leq V _{DD} = V _{DDA} \leq 3.63 V, T _A = -40 °C ~ +85 °C ⁽²⁾ | -3 | _ | 3 | % |
| | accuracy, Factory-trimmed | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25^{\circ}\text{C}$ | -1 | _ | 1 | % |
| | IRC16 M oscillator Frequency accuracy, User trimming step ⁽¹⁾ | _ | | 0.5 | | % |
| Ducyirc _{16M} ⁽²⁾ | IRC16 M oscillator duty cycle | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | 45 | _ | 55 | % |
| IDDAIRC16M ⁽¹⁾ | IRC16 M oscillator operating current | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | | 80 | _ | μΑ |
| tsuirc ₁₆ M ⁽¹⁾ | IRC16 M oscillator startup time | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | _ | 1.5 | _ | μs |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-19. Low speed internal clock (IRC32K) characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------|--|--|-----|-----|-----|------|
| firc32K ⁽¹⁾ | Low Speed Internal oscillator (IRC32K) frequency | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}$ | ı | 32 | ı | kHz |
| Iddairc32k ⁽²⁾ | IRC32K oscillator operating current | V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C | | 0.4 | | μΑ |
| tsuirc32K ⁽²⁾ | IRC32K oscillator startup time | V _{DD} = V _{DDA} = 3.3 V, T _A = 25 °C | | 40 | | μs |

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|---|--------------------------|-----|-----|-----|------|
| f _{PLLIN} (1) | PLL input clock frequency | _ | 1 | _ | 2 | MHz |
| f _{PLLOUT} ⁽²⁾ | PLL output clock frequency | _ | _ | _ | 200 | MHz |
| f _{VCO} ⁽²⁾ | PLL VCO output clock frequency | _ | _ | _ | 400 | MHz |
| t _{LOCK} | PLL lock time | _ | _ | _ | 300 | μs |
| I _{DDA} ⁽²⁾ | Current consumption on V _{DDA} | VCO freq = 400 MHz | _ | 2 | _ | mA |
| Jitter _{PLL} (3) | Cycle to cycle Jitter (rms) | VCO freq = 360 MHz | _ | 30 | _ | ne |
| Jillerpll | Cycle to cycle Jitter (peak to peak) | VCO freq = 360 MHz — 210 | | 210 | | ps |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Value given with main PLL running.

Table 4-20. PLLDIG characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------------------|----------------------------|--------------------|------|-----|-----|--------|
| f _{PLLIN} ⁽¹⁾ | PLL input clock frequency | _ | 19.2 | 40 | 52 | MHz |
| f _{PLLOUT} ⁽²⁾ | PLL output clock frequency | _ | _ | _ | 480 | MHz |
| fvco ⁽²⁾ | PLL VCO output clock | | | 960 | | MHz |
| IVCO(=/ | frequency | _ | _ | 900 | _ | IVIITZ |
| tLOCK | PLL lock time | _ | _ | _ | 50 | μs |
| I _{DDA} ⁽²⁾ | Current consumption | _ | _ | 3.5 | _ | mA |
| Jitter _{PLL} | Absolute RMS Jitter | XTAL freq = 40 MHz | _ | 6.5 | _ | ps |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-21. PLLI2S characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------------------|--------------------------------|--------------------|-----|-----|-----|------|
| f _{PLLIN} ⁽¹⁾ | PLL input clock frequency | _ | 2 | _ | 16 | MHz |
| f _{VCO} ⁽²⁾ | PLL VCO output clock frequency | _ | _ | _ | 550 | MHz |
| t _{LOCK} | PLL lock time | _ | _ | _ | 300 | μs |
| I _{DDA} ⁽²⁾ | Current consumption on VDDA | VCO freq = 550 MHz | l | 1.5 | _ | mA |
| Jitter _{PLL} (3) | Cycle to cycle rms Jitter | System clock | _ | 40 | _ | ps |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) Value given with main PLL running.



4.10. Memory characteristics

Table 4-21. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|--------------------------------|--|-----|------|-----|---------|
| | Number of guaranteed | | | | | |
| PEcyc ⁽¹⁾ | program /erase cycles | $T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$ | 100 | _ | _ | kcycles |
| | before failure(Endurance) | | | | | |
| t _{RET} ⁽¹⁾ | Data retention time | | _ | 20 | | years |
| t _{PROG} (2) | word programming time | T _A = -40 °C ~ +105 °C | | 47.5 | 106 | μs |
| terase(2) | Page ⁽³⁾ erase time | T _A = -40 °C ~ +105 °C | | 45 | 300 | ms |
| t _{MERASE} (2) | Mass erase time | T _A = -40 °C ~ +105 °C | | 6 | 20 | s |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) 512 KB.


4.11. NRST pin characteristics

Table 4-22. NRST pin characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------------------|------------------------------------|--|----------------------|-----|-----------------------|------|
| V _{IL(NRST)} (1) | NRST Input low level voltage | | -0.5 | | 0.35 V _{DD} | \ / |
| V _{IH(NRST)} (1) | NRST Input high level voltage | $V_{DD} = V_{DDA} = 2.7 \text{ V}$ | 0.65 V _{DD} | _ | V _{DD} + 0.5 | V |
| V _{hyst} ⁽¹⁾ | Schmidt trigger Voltage hysteresis | | _ | 250 | _ | mV |
| V _{IL(NRST)} (1) | NRST Input low level voltage | V _{DD} = V _{DDA} = 3.3 V | -0.5 | | 0.35 V _{DD} | V |
| V _{IH(NRST)} (1) | NRST Input high level voltage | | 0.65 V _{DD} | _ | V _{DD} + 0.5 | V |
| V _{hyst} ⁽¹⁾ | Schmidt trigger Voltage hysteresis | | _ | 280 | _ | mV |
| VIL(NRST) (1) | NRST Input low level voltage | | -0.5 | _ | 0.35 V _{DD} | V |
| V _{IH(NRST)} (1) | NRST Input high level voltage | $V_{DD} = V_{DDA} = 3.63 \text{ V}$ | 0.65 V _{DD} | _ | V _{DD} + 0.5 | V |
| V _{hyst} (1) | Schmidt trigger Voltage hysteresis | | _ | 300 | _ | mV |
| R _{pu} ⁽²⁾ | Pull-up equivalent resistor | _ | _ | 40 | _ | kΩ |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Figure 4-2. Recommended external NRST pin circuit





4.12. **GPIO** characteristics

Table 4-23. I/O port DC characteristics (1)(3)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------|--|---|-------------------------|-----|----------------------|------|
| 1/2 | Standard IO Low level inpu voltage | t $2.7 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63 \text{ V}$ | _ | _ | 0.35 V _{DD} | ٧ |
| VıL | 5V-tolerant IO Low level input voltage | 2.7 V ≤ V _{DD} = V _{DDA} ≤ 3.63 V | _ | _ | 0.35 V _{DD} | ٧ |
| V | Standard IO Low level inpu voltage | t $2.7 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63 \text{ V}$ | 0.65 V _{DD} | _ | _ | V |
| ViH | 5V-tolerant IO Low level input voltage | 2.7 V ≤ V _{DD} = V _{DDA} ≤ 3.63 V | 0.65 V _{DD} | _ | _ | ٧ |
| | Low level output voltage | $V_{DD} = 2.7V$ | _ | _ | 0.1 | |
| Vol | for an IO Pin | $V_{DD} = 3.3 \text{ V}$ | _ | _ | 0.1 | V |
| | $(I_{IO} = +8 \text{ mA})$ | $V_{DD} = 3.63V$ | _ | | 0.1 | |
| | Low level output voltage | $V_{DD} = 2.7V$ | _ | _ | 0.2 | |
| Vol | for an IO Pin | V _{DD} = 3.3 V | _ | _ | 0.2 | V |
| | $(I_{IO} = +20 \text{ mA})$ | $V_{DD} = 3.63V$ | _ | | 0.2 | |
| | High level output voltage | $V_{DD} = 2.7V$ | 2.6 | | _ | |
| Vон | for an IO Pin | $V_{DD} = 3.3 \text{ V}$ | 3.2 | | | V |
| | $(I_{IO} = +8 \text{ mA})$ | $V_{DD} = 3.63V$ | 3.5 | | _ | |
| | High level output voltage | $V_{DD} = 2.7V$ | 2.3 | | _ | |
| Vон | for an IO Pin | $V_{DD} = 3.3 \text{ V}$ | 3.0 | | | V |
| | $(I_{10} = +20 \text{ mA})$ | $V_{DD} = 3.63V$ | 3.3 | | _ | |
| R _{PU} ⁽²⁾ | Internal pull-up All pins | | _ | 40 | _ | kΩ |
| INPU' / | resistor PU | _ | _ | 10 | _ | N32 |
| R _{PD} ⁽²⁾ | Internal pull- All pins | _ | | 40 | _ | kΩ |
| INPU [*] / | down resistor PU | _ | _ | 10 | _ | N32 |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-24. I/O port AC characteristics (1)(2)

| GPIOx_MDy[1:0] bit value ⁽³⁾ | Parameter | Conditions | Max | Unit |
|---|--------------------------|--|-----|------|
| CDIOV CTI - MDV[4:0] 40 | Maximum | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$ | 10 | |
| 71 -1 | frequency ⁽⁴⁾ | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$ | 10 | MHz |
| | irequericy. | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$ | 8 | |
| CDIOV CTL - MDv[4:0] 04 | Maximum | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$ | 90 | |
| GPIOx_CTL->MDy[1:0] = 01 (IO_Speed = 10 MHz) | frequency ⁽⁴⁾ | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$ | 80 | MHz |
| (IO_Speed = 10 MHz) | rrequency | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$ | 70 | |
| GPIOx_CTL->MDy[1:0]=11 | Maximum | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$ | 120 | MHz |

⁽²⁾ Guaranteed by design, not tested in production.


⁽³⁾ All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).



| GPIOx_MDy[1:0] bit value ⁽³⁾ | alue ⁽³⁾ Parameter Conditions M | | Max | Unit |
|--|--|--|-----|------|
| (IO_Speed = 25 MHz) | frequency ⁽⁴⁾ | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$ | 80 | |
| | | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$ | 80 | |
| CDIOV CTL - MDV(4)01 44/IO C | Maximum | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$ | 130 | |
| GPIOx_CTL->MDy[1:0]=11(IO_S peed = 166 MHz) | frequency ⁽⁴⁾ | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$ | 90 | MHz |
| peed = 100 MHz) | rrequericy | $2.7 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$ | 80 | |

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32W515xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-3, and maximum frequency cannot exceed 100 MHz.

Figure 4-3. I/O port AC characteristics definition



4.13. ADC characteristics

Table 4-25. ADC characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|----------------------------------|----------------------------------|-------|-----|------------------|---------------------|
| V _{DDA} ⁽¹⁾ | Operating voltage | _ | 2.7 | 3.3 | 3.6 | V |
| V _{IN} ⁽¹⁾ | ADC input voltage range | _ | 0 | _ | V _{REF} | V |
| f _{ADC} ⁽¹⁾ | ADC clock | _ | 0.1 | _ | 35 | MHz |
| | | 12-bit | 0.007 | _ | 2.5 | |
| fs ⁽¹⁾ | Sampling rate | 10-bit | 0.008 | | 2.9 | MSPS |
| IS | | 8-bit | 0.01 | _ | 3.5 | MSPS |
| | | 6-bit | 0.012 | _ | 4.3 | |
| V _{AIN} ⁽¹⁾ | Analog input voltage | 9 external; 3 internal | 0 | _ | V_{REF} | V |
| R _{AIN} ⁽²⁾ | External input impedance | See <u>Equation 1</u> | _ | _ | 440.7 | kΩ |
| R _{ADC} ⁽²⁾ | Input sampling switch resistance | _ | _ | _ | 0.5 | kΩ |
| C _{ADC} ⁽²⁾ | Input sampling capacitance | No pin/ pad capacitance included | _ | _ | 3.2 | pF |
| t _s (2) | Sampling time | f _{ADC} = 35 MHz | 0.04 | _ | 13.7 | μs |
| t _{CONV} (2) | Total conversion | 12-bit | _ | 14 | _ | 1/f |
| ICONV ⁽⁻⁾ | time(including sampling | 10-bit | _ | 12 | _ | 1/ f _{ADC} |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|--------------|------------|-----|-----|-----|------|
| | time) | 8-bit | _ | 10 | _ | |
| | | 6-bit | _ | 8 | _ | |
| tsu ⁽²⁾ | Startup time | _ | - | ı | 1 | μs |

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Equation 1: R_{AIN} max formula
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-26. ADC R_{AIN} max for $f_{ADC} = 35$ MHz $^{(1)}$

| T _s (cycles) | t₅(µs) | R _{AINmax} (kΩ) |
|-------------------------|--------|--------------------------|
| 1.5 | 0.04 | 0.88 |
| 14.5 | 0.41 | 12.84 |
| 27.5 | 0.79 | 24.80 |
| 55.5 | 1.59 | 50.57 |
| 83.5 | 2.39 | 76.33 |
| 111.5 | 3.19 | 102.1 |
| 143.5 | 4.10 | 131.5 |
| 479.5 | 13.7 | 440.7 |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-27. ADC dynamic accuracy at f_{ADC} = 35 MHz ⁽¹⁾

| Symbol | Parameter | Test conditions | Min | Тур | Max | Unit |
|--------|--------------------------------------|-----------------------------|------|------|-----|------|
| ENOB | Effective number of bits | $f_{ADC} = 35 \text{ MHz},$ | 10.2 | 10.5 | _ | bits |
| SNDR | Signal-to-noise and distortion ratio | $V_{DDA} = 3.3 V$, | 63.2 | 64.9 | _ | |
| SNR | Signal-to-noise ratio | Input Frequency = 20 | 64.1 | 65.8 | _ | dB |
| THD | Total harmonic distortion | kHz, | -67 | -70 | _ | ub |
| | | Temperature = 25 °C | | | | |

⁽¹⁾ Based on characterization, not tested in production.

Table 4-28. ADC static accuracy at f_{ADC} = 35 MHz

| | • | | | | |
|--------|------------------------------|---|--------------------|-----|------|
| Symbol | Parameter | Test conditions | Typ ⁽¹⁾ | Max | Unit |
| Offset | Offset error | 6 25 MU= | ±1 | _ | |
| DNL | Differential linearity error | $f_{ADC} = 35 \text{ MHz},$ $V_{DDA} = 3.3 \text{ V}$ | ±1 | _ | LSB |
| INL | Integral linearity error | V DDA = 3.3 V | ±2 | _ | |

⁽¹⁾ Based on characterization, not tested in production.

4.14. Temperature sensor characteristics

Table 4-29. Temperature sensor characteristics (1)

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------|---|-----|-----|-----|------------|
| TL | V _{SENSE} linearity with temperature | _ | ±1 | _ | $^{\circ}$ |
| Avg_Slope | Average slope | _ | 4.3 | _ | mV/°C |

| Symbol | Parameter | | Тур | Max | Unit |
|--------------------|--|---|------|-----|------|
| V ₂₅ | Voltage at 25 °C | | 1.42 | | V |
| t _{START} | Startup time | _ | 8 | _ | μs |
| ts_temp (2) | ADC sampling time when reading the temperature | _ | 13.7 | _ | μs |

- (1) Based on characterization, not tested in production.
- (2) Shortest sampling time can be determined in the application by multiple iterations.


4.15. I2C characteristics

Table 4-30. I2C characteristics (1)(2)(3)

| Symbol | Parameter | Condit | Stand | | Fast mode | | Fast mode plus | | Unit |
|--------------------------|---------------------------|--------|-------|------|-------------------|-----|----------------|-----|------|
| | | ions | Min | Max | Min | Max | Min | Max | |
| t _{SCL(H)} | SCL clock high time | _ | 4.0 | _ | 0.6 | _ | 0.2 | _ | μs |
| t _{SCL(L)} | SCL clock low time | _ | 4.7 | _ | 1.3 | _ | 0.5 | _ | μs |
| t _{su(SDA)} | SDA setup time | _ | 250 | _ | 100 | _ | 50 | _ | ns |
| t _{h(SDA)} | SDA data hold time | _ | 0(3) | 3450 | 0 | 900 | 0 | 450 | ns |
| t _r (SDA/SCL) | SDA and SCL rise time | _ | _ | 1000 | _ | 300 | | 120 | ns |
| t _f (SDA/SCL) | SDA and SCL fall time | _ | _ | 300 | 3 ⁽⁴⁾⁽ | 300 | 3(4)(6) | 120 | ns |
| t _{h(STA)} | Start condition hold time | _ | 4.0 | _ | 0.6 | _ | 0.26 | _ | μs |

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.
- (4) Based on characterization, not tested in production.
- (5) In the condition of I2C frequency = 400 kHz, IO_Speed = 50 MHz and Pull-up resistor = 1 k Ω .
- (6) In the condition of I2C frequency = 1 MHz, IO_Speed = 50 MHz and Pull-up resistor = 1 k Ω .

Figure 4-4. I2C bus timing diagram






4.16. SPI characteristics

Table 4-31. Standard SPI characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--------------------------|---|-----|-------|------|------|
| fscк | SCK clock frequency | | _ | _ | 22.5 | MHz |
| t _{sck(H)} | SCK clock high time | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | _ | 22.22 | _ | ns |
| tsck (L) | SCK clock low time | | _ | 22.22 | _ | ns |
| | SPI master mode | | | | | |
| t _{V(MO)} | Data output valid time | | _ | _ | 7 | ns |
| t _{SU(MI)} | Data input setup time | $V_{DD} = V_{DDA} = 3.3 \text{ V}$ | 2 | _ | _ | ns |
| t _{H(MI)} | Data input hold time | | 0 | _ | _ | ns |
| | | SPI slave mode | | | | |
| t _{SU(NSS)} | NSS enable setup time | V V 22V | 0 | _ | _ | ns |
| t _{H(NSS)} | NSS enable hold time | $V_{DD} = V_{DDA} = 3.3 \text{ V},$ | 2 | _ | _ | ns |
| t _{A(SO)} | Data output access time | f _{PCLK} = 90 MHz | _ | 6 | _ | ns |
| t _{DIS(SO)} | Data output disable time | | _ | 9 | _ | ns |
| t _{V(SO)} | Data output valid time | $V_{DD} = V_{DDA} = V_{DDIO} = 3.3 \text{ V}$ | _ | 9 | _ | ns |
| tsu(SI) | Data input setup time | | 0 | _ | _ | ns |
| t _{H(SI)} | Data input hold time | | 1 | _ | _ | ns |

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-5. SPI timing diagram - master mode








Figure 4-6. SPI timing diagram - slave mode

4.17. I2S characteristics

Table 4-32. I2S characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|----------------------------|-----------------------------|-----|------|------|------|
| | | Master mode (data: 32 bits, | | 6.25 | | |
| fcĸ | Clock frequency | Audio frequency = 96 kHz) | | 0.23 | | MHz |
| | | Slave mode | _ | _ | 12.5 | |
| tн | Clock high time | 4 COEMIL- | _ | 81 | _ | ns |
| t∟ | Clock low time | fcк = 6.25 MHz | _ | 81 | _ | ns |
| tv(ws) | WS valid time | Master mode | _ | 3 | _ | ns |
| t _{H(WS)} | WS hold time | Master mode | _ | 3 | _ | ns |
| tsu(ws) | WS setup time | Slave mode | 0 | _ | _ | ns |
| t _{H(WS)} | WS hold time | Slave mode | 2 | _ | _ | ns |
| Duay | I2S slave input clock duty | Slave mode | | 50 | | % |
| Ducy _(SCK) | cycle | Slave mode | _ | 50 | _ | % |
| tsu(sd_mr) | Data input setup time | Master mode | 2 | _ | _ | ns |
| t _{SU(SD_SR)} | Data input setup time | Slave mode | 0 | _ | _ | ns |
| t _{H(SD_MR)} | Data innest hald time | Master receiver | 0 | _ | _ | ns |
| t _{H(SD_SR)} | Data input hold time | Slave receiver | 1 | _ | _ | ns |
| | Data autout valid time | Slave transmitter | | | _ | |
| t _{v(SD_ST)} | Data output valid time | (after enable edge) | | | 9 | ns |
| 4 | Data autout hald time | Slave transmitter | 2 | | | 20 |
| t _{h(SD_ST)} | Data output hold time | (after enable edge) | 3 | _ | _ | ns |

| Symbol | Parameter | Parameter Conditions | | Тур | Max | Unit |
|------------------------|------------------------|----------------------|---|-----|-----|------|
| . | Data output valid time | Master transmitter | | | 0 | 20 |
| t _v (SD_MT) | Data output valid time | (after enable edge) | _ | | 9 | ns |
| • | Data autout hald time | Master transmitter | 0 | | | 20 |
| th(SD_MT) | Data output hold time | (after enable edge) | 0 | _ | | ns |

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-7. I2S timing diagram - master mode





Figure 4-8. I2S timing diagram - slave mode





4.18. USART characteristics

Table 4-33. USART characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------|------------------------------|-------|-----|-------|------|
| f _{SCK} | SCK clock frequency | $f_{PCLKx} = 45 \text{ MHz}$ | _ | _ | 5.625 | MHz |
| tsck(H) | SCK clock high time | f _{PCLKx} = 45 MHz | 88.89 | _ | _ | ns |
| tsck(L) | SCK clock low time | f _{PCLKx} = 45 MHz | 88.89 | _ | | ns |

⁽¹⁾ Guaranteed by design, not tested in production.

4.19. SDIO characteristics

Table 4-34. SDIO characteristics (1)(2)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------|---------------------------------------|---------------------------|----------|-----|------|------|
| f _{PP} (3) | Clock frequency in data transfer mode | _ | 0 | _ | 48 | MHz |
| t _{W(CKL)} (3) | Clock low time | $f_{pp} = 48 \text{ MHz}$ | 10.5 | 11 | _ | ns |
| t _{W(CKH)} (3) | Clock high time | $f_{pp} = 48 \text{ MHz}$ | 9.5 | 10 | _ | ns |
| | CMD, D inputs (referenced to C | K) in MMC and SI | D HS mo | de | | |
| t _{ISU} (4) | Input setup time HS | $f_{pp} = 48 \text{ MHz}$ | 4 | _ | _ | ns |
| t _{IH} ⁽⁴⁾ | Input hold time HS | $f_{pp} = 48 \text{ MHz}$ | 3 | _ | _ | ns |
| | CMD, D outputs (referenced to 0 | CK) in MMC and S | D HS mo | ode | | |
| tov ⁽³⁾ | Output valid time HS | $f_{pp} = 48 \text{ MHz}$ | _ | _ | 13.8 | ns |
| t _{OH} ⁽³⁾ | Output hold time HS | $f_{pp} = 48 \text{ MHz}$ | 12 | ı | _ | ns |
| | CMD, D inputs (referenced t | o CK) in SD defau | ılt mode | | | |
| tisud ⁽⁴⁾ | Input setup time SD | f _{pp} = 24 MHz | 3 | _ | _ | ns |
| t _{IHD} (4) | Input hold time SD | f _{pp} = 24 MHz | 3 | _ | _ | ns |
| | CMD, D outputs (referenced | to CK) in SD defa | ult mode | | | |
| t _{OVD} (3) | Output valid default time SD | f _{pp} = 24 MHz | _ | 2.4 | 2.8 | ns |
| t _{OHD} (3) | Output hold default time SD | f _{pp} = 24 MHz | 0.8 | _ | _ | ns |

⁽¹⁾ CLK timing is measured at 50% of $\ensuremath{V_{\text{DD}}}.$

4.20. USBFS characteristics

Table 4-35. USBFS start up time

| Symbol | Parameter | Max | Unit |
|-------------------------|--------------------|-----|------|
| tstartup ⁽¹⁾ | USBFS startup time | 1 | μs |

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Capacitive load $C_L = 30 \text{ pF}$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production



Table 4-36. USBFS DC electrical characteristics

| Symbol | | Parameter | Conditions | Min | Тур | Max | Unit | |
|--------------------------------|-----------------|---------------------------------|-----------------------------------|------|-------|------|------|--|
| | V_{DD} | USBFS operating voltage | | 3 | _ | 3.6 | | |
| | V_{DI} | Differential input sensitivity | _ | 0.2 | _ | _ | | |
| Input levels ⁽¹⁾ | Vсм | Differential common mode range | Includes V _{DI} range | 0.8 | _ | 2.5 | V | |
| V | Vse | Single ended receiver threshold | _ | 1.3 | _ | 2.0 | | |
| Output | Vol | Static output level low | R _L of 1.0 kΩ to 3.6 V | _ | 0.002 | 0.3 | V | |
| levels (2) | Vон | Static output level high | R _L of 15 kΩ to GND | 2.8 | 3.48 | 3.6 | V | |
| R _{PD} ⁽² | 2) | PB11, PB12(USB_DM/DP) | VIN = VDD | 17 | 19.02 | 24 | | |
| KPD' | -, | PB9(USB_VBUS) | VIN = VDD | 0.65 | _ | 2.0 | kΩ | |
| R _{PU} ⁽² | 2) | PB11, PB12(USB_DM/DP) | V _{IN} = GND | 1.5 | 1.589 | 2.1 | K72 | |
| KPU* | -, | PB9(USB_VBUS) | VIN = GIND | 0.25 | _ | 0.55 | | |


- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

Table 4-37. USBFS full speed-electrical characteristics (1)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------------------------|---------------------------------|-----|-----|-----|------|
| t _R | Rise time | CL = 50 pF | 4 | _ | 20 | ns |
| t _F | Fall time | CL = 50 pF | 4 | _ | 20 | ns |
| t _{RFM} | Rise / fall time matching | t _R / t _F | 90 | _ | 110 | % |
| VCRS | Output signal crossover voltage | _ | 1.3 | _ | 2.0 | V |

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-9. USBFS timings: definition of data signal rise and fall time



4.21. TIMER characteristics

Table 4-38. TIMER characteristics (1)

| Symbol | Parameter | Conditions | Min | Max | Unit | |
|------------------|-----------------------|----------------------------------|------|--------------|------------------------|--|
| + | Timer resolution time | _ | 1 | l | t _{TIMERXCLK} | |
| t _{res} | | f _{TIMERxCLK} = 180 MHz | 5.56 | | ns | |
| 4 | Timer external clock | _ | 0 | 2*ftimerxclk | MHz | |
| f EXT | frequency | ftimerxclk = 180 MHz | 0 | 360 | MHz | |
| DEC | Timer resolution | TIMERx except | | 16 | hit | |
| RES | rimer resolution | (TIMER1& TIMER2) | | 10 | bit | |



| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------|---------------------------------|-----------------------------------|--------|-------------|------------------------|
| | | TIMER1& TIMER2 | _ | 32 | |
| | 16-bit counter clock period | _ | 1 | 65536 | t _{TIMERxCLK} |
| | when internal clock is selected | f _{TIMERxCLK} = 180 MHz | 0.0056 | 364 | μs |
| tcounter | 32-bit counter clock period | _ | 1 | 65536x65536 | t _{TIMERxCLK} |
| | when internal clock is selected | f _{TIMERxCLK} = 180 MHz | _ | 23.9 | s |
| | Maximum possible count | _ | _ | 65536x65536 | t _{TIMERxCLK} |
| they count | (16-bit) | f _{TIMERxCLK} = 180 MHz | _ | 23.9 | s |
| tmax_count | Maximum possible count | _ | _ | 65536x65536 | t _{TIMERxCLK} |
| | (32-bit) | $f_{TIMERxCLK} = 180 \text{ MHz}$ | | 23.9 | s |

⁽¹⁾ Guaranteed by design, not tested in production.

4.22. WDGT characteristics

Table 4-39. FWDGT min/max timeout period at 32 kHz (IRC32K) (1)

| Prescaler divider | PR[2:0] bits | Min timeout RLD[11:0] = 0x000 | Max timeout RLD[11:0] = 0xFFF | Unit | | | | |
|-------------------|--------------|----------------------------------|----------------------------------|------|--|--|--|--|
| 1/4 | 000 | 0.125 | 512 | | | | | |
| 1/8 | 001 | 0.25 | 1024 | | | | | |
| 1/16 | 010 | 0.5 | 2048 | | | | | |
| 1/32 | 011 | 1.0 | 4096 | ms | | | | |
| 1/64 | 100 | 2.0 | 8192 | | | | | |
| 1/128 | 101 | 4.0 | 16384 | | | | | |
| 1/256 | 110 or 111 | 8.0 | 32768 | | | | | |

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-40. WWDGT min-max timeout value at 45 MHz (f_{PCLK1}) (1)

| | | | • | , | |
|-------------------|----------|--------------------------------------|------|--------------------------------------|------|
| Prescaler divider | PSC[2:0] | Min timeout value CNT[6:0] = 0x40 | Unit | Max timeout value CNT[6:0] = 0x7F | Unit |
| 1/1 | 00 | 91.02 | | 5.83 | |
| 1/2 | 01 | 182.04 | | 11.65 | |
| 1/4 | 10 | 364.09 | μs | 23.30 | ms |
| 1/8 | 11 | 728.18 | | 46.60 | |

⁽¹⁾ Guaranteed by design, not tested in production.

4.23. HPDF Characteristics

Table 4-41. HPDF characteristics (1)(2)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------|------------|------------|-----|-------------------|---------|------|
| fhpdfclk | HPDF clock | | | f _{APB2} | fsysclk | MHz |



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|--|---|-------------------------------|----------------------|---------------------------------|------|
| fckin (1/Tckin) | Input clock frequency | SPI mode(SITP[1:0]=01) | _ | _ | 20 (fhpdfclk/ 4) | |
| fскоит | Output clock frequency | _ | _ | _ | 20 | |
| Dutyскоυт | Output clock frequency duty cycle | _ | 30 | 50 | 75 | % |
| twh(CKIN) | Input clock high and low time | SPI mode(SITP[1:0]=01), External clock mode(SPICKSEL[1:0]=0) | Тскім/2- 0.5 | T _{CKIN} /2 | _ | 20 |
| tsu | Data input setup time | SPI mode(SITP[1:0]=01), External clock mode(SPICKSEL[1:0]=0) | 1 | _ | _ | ns |
| th | Data input hold time | SPI mode(SITP[1:0]=01), External clock mode(SPICKSEL[1:0]=0) | 1 | _ | | |
| TManchester | Manchester data period(recovered clock period) | Manchester mode(SITP[1:0]=10 or 11), Internal clock mode(SPICKSEL[1:0]≠0) | (CKOUT DIV+1)*T HPDFCLK | _ | (2*CKOU TDIV)*T _H | |

⁽¹⁾ Guaranteed by design, not tested in production.

4.24. WiFi Radio characteristics

Below data are measured at antenna port of GD wifi demoboard.

Table 4-42. Transmitter power characteristics

| Parameter | Rate | Min | Тур | Max | Unit |
|-----------|------------|-----|------|-----|------|
| Tx Power | 11b | _ | 20.5 | _ | |
| | 11g | _ | 18.3 | _ | ID. |
| | 11n, BW20M | _ | 17.2 | _ | dBm |
| | 11n, BW40M | _ | 16.1 | 1 | |

Table 4-43. Receiver sensitivity characteristics

| • | | | | | | |
|----------------|-------------|-------|------|--|--|--|
| Parameter | Rate | Тур | Unit | | | |
| | 11b,1Mbps | -97.6 | | | | |
| | 11b,2Mbps | -94.4 | | | | |
| Rx Sensitivity | 11b,5.5Mbps | -92.1 | dBm | | | |
| | 11b,11Mbps | -87.6 | | | | |
| | 11g,6Mbps | -94.3 | | | | |

⁽²⁾ Output speed is set to OSPEEDRy[1:0]=10; Capacitive load $C = 30 \, pF$; Measurement points are done at COMS levels: 0.5*VDD.



| Parameter | Rate | Тур | Unit |
|-----------|---------------|-------|------|
| | 11g,9Mbps | -92.5 | |
| | 11g,12Mbps | -91.0 | |
| | 11g,18Mbps | -89.1 | |
| | 11g,24Mbps | -84.6 | |
| | 11g,36Mbps | -82.4 | |
| | 11g,48Mbps | -77.0 | |
| | 11g,54Mbps | -76.3 | |
| | 11n,HT20,MCS0 | -94.0 | |
| | 11n,HT20,MCS1 | -90.3 | |
| | 11n,HT20,MCS2 | -88.5 | |
| | 11n,HT20,MCS3 | -84.4 | |
| | 11n,HT20,MCS4 | -82.0 | |
| | 11n,HT20,MCS5 | -76.6 | |
| | 11n,HT20,MCS6 | -75.6 | |
| | 11n,HT20,MCS7 | -74.2 | |
| | 11n,HT40,MCS0 | -89.6 | |
| | 11n,HT40,MCS1 | -85.4 | |
| | 11n,HT40,MCS2 | -83.5 | |
| | 11n,HT40,MCS3 | -80.3 | |
| | 11n,HT40,MCS4 | -77.9 | |
| | 11n,HT40,MCS5 | -72.7 | |
| | 11n,HT40,MCS6 | -71.8 | |
| | 11n,HT40,MCS7 | -70.7 | |

Table 4-44. Rx Maximum Input Level

| Parameter | Rate | Тур | Unit | |
|------------------------|---------------|-----|-------|--|
| | 11b,1Mbps | 8.5 | | |
| | 11b,11Mbps | 8.5 | | |
| | 11g,6Mbps | 8.5 | | |
| Py Maximum Loyal Input | 11g,54Mbps | 4.6 | dBm | |
| Rx Maximum Level Input | 11n,HT20,MCS0 | 8.5 | ubiii | |
| | 11n,HT20,MCS7 | 3.7 | | |
| | 11n,HT40,MCS0 | 5.2 | | |
| | 11n,HT40,MCS7 | 3.7 | | |

Table 4-45. Adjacent Channel Rejection

| | | Ту | | |
|----------------------------|-------------|-------------------------------|-------------------------------|------|
| Parameter | Rate | Interference pattern by IQxel | In-house interference pattern | Unit |
| A II OI | 11b, 11Mbps | 47.4 | 48 | |
| Adjacent Channel Rejection | 11g, 6Mbps | 34.6 | 46 | dB |
| | 11g, 54Mbps | 15.0 | 25 | |



| | | Ту | | |
|-----------|----------------|----------------------|----------------------|------|
| Parameter | Rate | Interference pattern | In-house | Unit |
| | | by IQxel | interference pattern | |
| | 11n, HT20,MCS0 | 31.8 | 45 | |
| | 11n,HT20,MCS7 | 12.3 | 20 | |
| | 11n,HT40,MCS0 | 17.1 | 32 | |
| | 11n,HT40,MCS7 | 8.6 | 16 | |

Note: ACR result depends on interference source.

- (1) Waveform generated by LitePoint IQxel series instrument, gap = SIFS
- (2) Waveform generated by GD32W515xx baseband, gap = SIFS

4.25. Parameter conditions

Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = AVDD33_ANA = AVDD33_PA = AVDD33_CLK = 3.3 V, T_A = 25 °C.$



5. Package information

5.1 QFN56 package outline dimensions

Figure 5-1. QFN56 package outline

SIDE VIEW






Table 5-1. QFN56 package dimensions

| Symbol | Min | Тур | Max | |
|--------|----------|------|------|--|
| Α | 0.70 | 0.75 | 0.80 | |
| A1 | _ | 0.02 | 0.05 | |
| b | 0.15 | 0.20 | 0.25 | |
| b1 | 0.14 REF | | | |
| С | 0.18 | 0.20 | 0.25 | |
| D | 6.90 | 7.00 | 7.10 | |
| D2 | 5.10 | 5.20 | 5.30 | |
| е | 0.40 BSC | | | |
| Nd | 5.20 BSC | | | |
| Ne | 5.20 BSC | | | |
| E | 6.90 | 7.00 | 7.10 | |
| E2 | 5.10 | 5.20 | 5.30 | |
| К | 0.20 | _ | | |
| L | 0.35 | 0.40 | 0.45 | |
| h | 0.30 | 0.35 | 0.40 | |

(Original dimensions are in millimeters)



5.2 QFN36 package outline dimensions

Figure 5-2. QFN36 package outline






Table 5-2. QFN36 package dimensions

| Symbol | Min | Тур | Max | |
|--------|----------|-----------|------|--|
| Α | 0.70 | 0.75 | 0.80 | |
| A1 | 0 | 0.02 | 0.05 | |
| b | 0.15 | 0.20 | 0.25 | |
| b1 | 0.14 REF | | | |
| С | | 0.203 REF | | |
| D | 4.90 | 5.00 | 5.10 | |
| D2 | 3.40 | 3.50 | 3.60 | |
| е | 0.40 BSC | | | |
| Nd | 3.20 BSC | | | |
| Ne | 3.20 BSC | | | |
| E | 4.90 | 5.00 | 5.10 | |
| E2 | 3.40 | 3.50 | 3.60 | |
| L | 0.35 | 0.40 | 0.45 | |
| h | 0.30 | 0.35 | 0.40 | |
| К | 0.35 REF | | | |

(Original dimensions are in millimeters)



6. Ordering information

Table 6-1. Part ordering code for GD32W515xx devices

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range |
|---------------|------------|---------|--------------|--------------------------------|
| GD32W515PIQ6 | 2048K | QFN56 | Green | Industrial -40 °C to +85 °C |
| GD32W515P0Q6 | 0K | QFN56 | Green | Industrial -40 °C to +85 °C |
| GD32W515TIQ6 | 2048K | QFN36 | Green | Industrial -40 °C to +85 °C |
| GD32W515TGQ6 | 1024K | QFN36 | Green | Industrial -40 °C to +85 °C |



7. Revision history

Table 7-1. Revision history

| Revision No. | Description | Date |
|--------------|-----------------|--------------|
| 1.0 | Initial Release | Mar.26, 2021 |



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.