# GigaDevice Semiconductor Inc.

# GD32F405xx Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit MCU

# **Datasheet**

Revision 2.6

(Jul. 2024)



# **Table of Contents**

	ible c	of Contents	1				
Li	st of	Figures	4				
Li	st of	Tables	5				
1.	Ge	neral description	7				
2.		vice overview					
	2.1.	Device information					
-	2.2.	Block diagram					
2	2.3.	Pinouts and pin assignment	. 10				
;	2.4.	Memory map	. 13				
,	2.5.	Clock tree	. 16				
:	2.6.	Pin definitions	. 17				
	2.6.	1. GD32F405Zx LQFP144 pin definitions	17				
	2.6.	2. GD32F405Vx LQFP100 pin definitions	25				
	2.6.	3. GD32F405Vx BGA100 pin definitions	32				
	2.6.	.4. GD32F405Rx LQFP64 pin definitions					
	2.6.	5. GD32F405xx pin alternate functions	44				
3.	Fui	nctional description	. 51				
;	3.1.	Arm® Cortex®-M4 core	<b>5</b> 1				
	_	Arm CortexM4 core	. 51				
,	3.2.	On-chip memory					
	3.2. 3.3.		. 51				
;		On-chip memory	. 51 . 52				
;	3.3.	On-chip memory  Clock, reset and supply management	. 51 . 52 . 53				
;	3.3. 3.4.	On-chip memory  Clock, reset and supply management  Boot modes	. 51 . 52 . 53 . 53				
;	3.3. 3.4. 3.5.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes	. 51 . 52 . 53 . 53				
	3.3. 3.4. 3.5. 3.6.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes  Analog to digital converter (ADC)	. 51 . 52 . 53 . 53 . 53				
;	3.3. 3.4. 3.5. 3.6. 3.7.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes  Analog to digital converter (ADC)  Digital to analog converter (DAC)	. 51 . 52 . 53 . 53 . 54 . 54				
;	3.3. 3.4. 3.5. 3.6. 3.7. 3.8.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes  Analog to digital converter (ADC)  Digital to analog converter (DAC)	. 51 . 52 . 53 . 53 . 53 . 54 . 54				
;	3.3. 3.4. 3.5. 3.6. 3.7. 3.8. 3.9.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes  Analog to digital converter (ADC)  Digital to analog converter (DAC)  DMA  General-purpose inputs/outputs (GPIOs)	. 51 . 52 . 53 . 53 . 54 . 54 . 55				
	3.3. 3.4. 3.5. 3.6. 3.7. 3.8. 3.9. 3.10.	On-chip memory  Clock, reset and supply management  Boot modes  Power saving modes  Analog to digital converter (ADC)  Digital to analog converter (DAC)  DMA  General-purpose inputs/outputs (GPIOs)  Timers and PWM generation	. 51 . 52 . 53 . 53 . 54 . 54 . 55 . 55				
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	3.3. 3.4. 3.5. 3.6. 3.7. 3.8. 3.9. 3.10.	On-chip memory	. 51 . 52 . 53 . 53 . 54 . 54 . 55 . 55 . 55				



		5/	
	3.15.	Inter-IC sound (I2S)	. 58
	3.16.	Universal serial bus full-speed interface (USBFS)	. 58
	3.17.	Universal serial bus high-speed interface (USBHS)	. 58
	3.18.	Controller area network (CAN)	. 59
	3.19.	Secure digital input and output card interface (SDIO)	. 59
	3.20.	Digital camera interface (DCI)	. 59
	3.21.	Debug mode	. 59
	3.22.	Package and operation temperature	. 60
4	. Ele	ctrical characteristics	. 61
	4.1.	Absolute maximum ratings	. 61
	4.2.	Operating conditions characteristics	. 61
	4.3.	Power consumption	. 63
	4.4.	EMC characteristics	. 71
	4.5.	Power supply supervisor characteristics	. 71
	4.6.	Electrical sensitivity	. 73
	4.7.	External clock characteristics	. 73
	4.8.	Internal clock characteristics	. 76
	4.9.	PLL characteristics	. 77
	4.10.	Memory characteristics	. 79
	4.11.	NRST pin characteristics	. 79
	4.12.	GPIO characteristics	. 80
	4.13.	ADC characteristics	. 82
	4.14.	Temperature sensor characteristics	. 84
	4.15.	DAC characteristics	. 84
	4.16.	I2C characteristics	. 85
	4.17.	SPI characteristics	. 86
	4.18.	I2S characteristics	. 88
	4.19.	USART characteristics	. 90
	4.20.	SDIO characteristics	. 90
	4.21.	CAN characteristics	. 90
	4.22.	USBFS characteristics	. 91





uig	Jubevice		ODJZI 40JXX Dalasiieel
	4.23.	USBHS characteristics	
	4.24.	TIMER characteristics	92
	4.25.	DCI characteristics	93
	4.26.	WDGT characteristics	93
	4.27.	Parameter conditions	93
5.	Pac	kage information	94
	5.1.	LQFP144 package outline dimensions	94
	5.2.	BGA100 package outline dimensions	96
	5.3.	LQFP100 package outline dimensions	98
	5.4.	LQFP64 package outline dimensions	100
	5.5.	Thermal characteristics	102
6.	Ord	lering information	104
7.	Rev	vision history	105



# **List of Figures**

Figure 2-1. GD32F405xx block diagram	9
Figure 2-2. GD32F405Vx BGA100 pinouts	10
Figure 2-3. GD32F405Zx LQFP144 pinouts	11
Figure 2-4. GD32F405Vx LQFP100 pinouts	12
Figure 2-5. GD32F405Rx LQFP64 pinouts	12
Figure 2-6. GD32F405xx clock tree	
Figure 4-1. Recommended power supply decoupling capacitors <sup>(1) (2)</sup>	62
Figure 4-2. Typical supply current consumption in Run mode	68
Figure 4-3. Typical supply current consumption in Sleep mode	69
Figure 4-4. Recommended PDR_ON pin circuit	
Figure 4-5. Recommended external NRST pin circuit <sup>(1)</sup>	80
Figure 4-6. I/O port AC characteristics definition	81
Figure 4-7. I2C bus timing diagram	86
Figure 4-8. SPI timing diagram - master mode	87
Figure 4-9. SPI timing diagram - slave mode	87
Figure 4-10. I2S timing diagram - master mode	89
Figure 4-11. I2S timing diagram - slave mode	89
Figure 4-12. USBFS timings: definition of data signal rise and fall time	91
Figure 5-1. LQFP144 package outline	94
Figure 5-2. LQFP144 recommended footprint	95
Figure 5-3. BGA100 package outline	96
Figure 5-4. BGA100 recommended footprint	97
Figure 5-5. LQFP100 package outline	98
Figure 5-6. LQFP100 recommended footprint	99
Figure 5-7. LQFP64 package outline	100
Figure 5-8. LQFP64 recommended footprint	101



## **List of Tables**

Table 2-1. GD32F405xx devices features and peripheral list	8
Table 2-2. GD32F405xx memory map	13
Table 2-3. GD32F405Zx LQFP144 pin definitions	17
Table 2-4. GD32F405Vx LQFP100 pin definitions	25
Table 2-5. GD32F405Vx BGA100 pin definitions	32
Table 2-6. GD32F405Rx LQFP64 pin definitions	38
Table 2-7. Port A alternate functions summary	44
Table 2-8. Port B alternate functions summary	45
Table 2-9. Port C alternate functions summary	46
Table 2-10. Port D alternate functions summary	47
Table 2-11. Port E alternate functions summary	48
Table 2-12. Port F alternate functions summary	49
Table 2-13. Port G alternate functions summary	49
Table 2-14. Port H alternate functions summary	50
Table 4-1. Absolute maximum ratings <sup>(1)(4)</sup>	61
Table 4-2. DC operating conditions	61
Table 4-3. Clock frequency <sup>(1)</sup>	62
Table 4-4. Operating conditions at Power up / Power down <sup>(1)</sup>	62
Table 4-5. Start-up timings of Operating conditions <sup>(1)(2)(3)</sup>	62
Table 4-6. Power saving mode wakeup timings characteristics <sup>(1)(2)</sup>	63
Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)	63
Table 4-8. Peripheral current consumption characteristics <sup>(1)</sup>	69
Table 4-9. EMS characteristics <sup>(1)</sup>	71
Table 4-10. EMI characteristics <sup>(1)</sup>	71
Table 4-11. Power supply supervisor characteristics	71
Table 4-12. ESD characteristics <sup>(1)</sup>	73
Table 4-13. Static latch-up characteristics <sup>(1)</sup>	73
Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic	
characteristics	73
Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)	74
Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic character	eristics
	74
Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)	75
Table 4-18. High speed internal clock (IRC16M) characteristics	76
Table 4-19. High speed internal clock (IRC48M) characteristics	76
Table 4-20. Low speed internal clock (IRC32K) characteristics	77
Table 4-21. PLL characteristics	77
Table 4-22. PLLI2S characteristics	78
Table 4-23. PLLSAI characteristics	78
Table 4-24. PLL spread spectrum clock generation (SSCG) characteristics	78
Table 4-25. Flash memory characteristics <sup>(1)</sup>	79






Table 4-26. NRST pin characteristics	79
Table 4-27. I/O port DC characteristics <sup>(1)(3)</sup>	80
Table 4-28. I/O port AC characteristics <sup>(1)(2)</sup>	81
Table 4-29. ADC characteristics	82
Table 4-30. ADC RAIN max for f <sub>ADC</sub> = 40 MHz <sup>(2)</sup>	
Table 4-31. ADC dynamic accuracy at f <sub>ADC</sub> = 30 MHz <sup>(1)</sup>	83
Table 4-32. ADC dynamic accuracy at f <sub>ADC</sub> = 30 MHz <sup>(1)</sup>	83
Table 4-33. ADC dynamic accuracy at f <sub>ADC</sub> = 36 MHz <sup>(1)</sup>	83
Table 4-34. ADC dynamic accuracy at f <sub>ADC</sub> = 40 MHz <sup>(1)</sup>	83
Table 4-35. ADC static accuracy at f <sub>ADC</sub> = 15 MHz <sup>(1)</sup>	83
Table 4-36. Temperature sensor characteristics <sup>(1)</sup>	84
Table 4-37. DAC characteristics	
Table 4-38. I2C characteristics <sup>(1)(2)</sup>	85
Table 4-39. Standard SPI characteristics <sup>(1)</sup>	
Table 4-40. I2S characteristics <sup>(1)(2)</sup>	88
Table 4-41. USART characteristics <sup>(1)</sup>	90
Table 4-42. SDIO characteristics <sup>(1)(2)</sup>	90
Table 4-43. USBFS start up time	91
Table 4-44. USBFS DC electrical characteristics	91
Table 4-45. USBFS full speed-electrical characteristics <sup>(1)</sup>	91
Table 4-46. TIMER characteristics <sup>(1)</sup>	92
Table 4-47. DCI characteristics <sup>(1)</sup>	93
Table 4-48. FWDGT min/max timeout period at 32 kHz (IRC32K) <sup>(1)</sup>	93
Table 4-49. WWDGT min-max timeout value at 42 MHz (f <sub>PCLK1</sub> ) <sup>(1)</sup>	93
Table 5-1. LQFP144 package dimensions	94
Table 5-2. BGA100 package dimensions	96
Table 5-3. LQFP100 package dimensions	
Table 5-4. LQFP64 package dimensions	
Table 5-5. Package thermal characteristics <sup>(1)</sup>	
Table 6-1. Part ordering code for GD32F405xx devices	104
Table 7-1. Revision history	105



## 1. General description

The GD32F405xx device belongs to the connectivity line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features a Floating Point Unit (FPU) that accelerates single precision floating point math operations and supports all Arm® single precision instructions and data types. It implements a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a Memory Protection Unit (MPU) and powerful trace technology for enhanced application security and advanced debug support.

The GD32F405xx device incorporates the Arm® Cortex®-M4 32-bit processor core operating at 168 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 192 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2.6 MSPS ADCs, two 12-bit DACs, up to eight general 16-bit timers, two 16-bit PWM advanced-control timers, two 32-bit general timers, and two 16-bit basic timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and two UARTs, two I2Ss, two CANs, a SDIO, USBFS and USBHS. Additional peripherals as Digital camera interface (DCI) is included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Three power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F405xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, graphic display, automotive navigation, drone, IoT and so on.





## 2. Device overview

## 2.1. Device information


Table 2-1. GD32F405xx devices features and peripheral list

	le 2-1. GD32F40					D32F405				
	Part Number	RE	RG	RK	VG	VK	VG	VK	ZG	ZK
	Code area (KB)	512	512	512	512	512	512	512	512	512
Flash	Data area (KB)	0	512	2560	512	2560	512	2560	512	2560
_	Total (KB)	512	1024	3072	1024	3072	1024	3072	1024	3072
	SRAM (KB)	192	192	192	192	192	192	192	192	192
	General	8	8	8	8	8	8	8	8	8
	timer(16-bit)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)	(2-3,8-13)
	General timer	2	2	2	2	2	2	2	2	2
	(32-bit)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)	(1,4)
	Advanced	2	2	2	2	2	2	2	2	2
Timers	timer(16-bit)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Tim	Basic timer(16-	2	2	2	2	2	2	2	2	2
	bit)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)	(5,6)
	SysTick	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1
	USART	4	4	4	4	4	4	4	4	4
	UART	2	2	2	2	2	2	2	2	2
	I2C	3	3	3	3	3	3	3	3	3
vity	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
ecti	3FI/123	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)
Connectivity	SDIO	1	1	1	1	1	1	1	1	1
	CAN	2	2	2	2	2	2	2	2	2
	USB	FS+HS								
	DCI	1	1	1	1	1	1	1	1	1
	GPIO	51	51	51	82	82	82	82	114	114
	ADC(CHs)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(24)	3(24)
	DAC	2	2	2	2	2	2	2	2	2
	Package		LQFP64		LQFF	P100	BG	A100	LQFI	P144



## 2.2. Block diagram

Figure 2-1. GD32F405xx block diagram





## 2.3. Pinouts and pin assignment

Figure 2-2. GD32F405Vx BGA100 pinouts






Figure 2-3. GD32F405Zx LQFP144 pinouts






Figure 2-4. GD32F405Vx LQFP100 pinouts





Figure 2-5. GD32F405Rx LQFP64 pinouts





# 2.4. Memory map

Table 2-2. GD32F405xx memory map

Pre-defined			
Regions	Bus	Address	Peripherals
Cutamal		0xC000 0000 - 0xDFFF FFFF	Reserved
External		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	AHB	0xA000 0000 - 0xA000 0FFF	Reserved
	АПБ	0x9000 0000 - 0x9FFF FFFF	Reserved
External RAM		0x7000 0000 - 0x8FFF FFFF	Reserved
		0x6000 0000 - 0x6FFF FFFF	Reserved
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	ALIDO	0x5005 0400 - 0x5006 07FF	Reserved
	AHB2	0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	Reserved
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
Peripheral		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKP SRAM
		0x4002 3C00 - 0x4002 3FFF	FMC
	AHB1	0x4002 3800 - 0x4002 3BFF	RCU
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	GPIOI
		0x4002 1C00 - 0x4002 1FFF	GPIOH
		0x4002 1800 - 0x4002 1BFF	GPIOG
		0x4002 1400 - 0x4002 17FF	GPIOF
		0x4002 1000 - 0x4002 13FF	GPIOE
		0x4002 0C00 - 0x4002 0FFF	GPIOD
		0x4002 0800 - 0x4002 0BFF	GPIOC
		0x4002 0400 - 0x4002 07FF	GPIOB
		0x4002 0000 - 0x4002 03FF	GPIOA



Pre-defined	Bus	Address	Peripherals
Regions		0,4004 0000 0,4004 5555	Reserved
		0x4001 6C00 - 0x4001 FFFF 0x4001 6800 - 0x4001 6BFF	
			Reserved
		0x4001 5800 - 0x4001 67FF	Reserved
		0x4001 5400 - 0x4001 57FF	Reserved
		0x4001 5000 - 0x4001 53FF	Reserved
		0x4001 4C00 - 0x4001 4FFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER10
		0x4001 4400 - 0x4001 47FF	TIMER9
		0x4001 4000 - 0x4001 43FF	TIMER8
		0x4001 3C00 - 0x4001 3FFF	EXTI
		0x4001 3800 - 0x4001 3BFF	SYSCFG
		0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	SDIO
		0x4001 2400 - 0x4001 2BFF	Reserved
		0x4001 2300 - 0x4001 23FF	ADC0 <sup>(1)</sup>
		0x4001 2200 - 0x4001 22FF	ADC2
		0x4001 2100 - 0x4001 21FF	ADC1
		0x4001 2000 - 0x4001 20FF	ADC0
		0x4001 1800 - 0x4001 1FFF	Reserved
		0x4001 1400 - 0x4001 17FF	USART5
		0x4001 1000 - 0x4001 13FF	USART0
		0x4001 0800 - 0x4001 0FFF	Reserved
		0x4001 0400 - 0x4001 07FF	TIMER7
		0x4001 0000 - 0x4001 03FF	TIMER0
		0x4000 C800 - 0x4000 FFFF	Reserved
		0x4000 C400 - 0x4000 C7FF	IREF
		0x4000 8000 - 0x4000 C3FF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
	A DD4	0x4000 6C00 - 0x4000 6FFF	СТС
	APB1	0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3



			TOOK Balasiicel
Pre-defined	Bus	Address	Peripherals
Regions		0. 4000 4000 0. 4000 4000	LIGARTO
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2003 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	Reserved
		0x2001 C000 - 0x2001 FFFF	SRAM1(16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0(112KB)
		0x1FFF C010 - 0x1FFF FFFF	Reserved
		0x1FFF C000 - 0x1FFF C00F	Option bytes(Bank 0)
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	OTP(512B)
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader(30KB)
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code	AHB	0x1FFE C000 - 0x1FFE C00F	Option bytes(Bank 1)
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	TCMSRAM(64KB)
		0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash(3072KB)
		0x0000 0000 - 0x07FF FFFF	Aliased to the boot device


#### Note:

(1) ADC\_SSTAT, ADC\_SYNCCTL, ADC\_SYNCDATA based on base address of ADC0.



### 2.5. Clock tree

Figure 2-6. GD32F405xx clock tree



#### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC16M: Internal 16M RC oscillators IRC32K: Internal 32K RC oscillator IRC48M: Internal 48M RC oscillators



## 2.6. Pin definitions

### 2.6.1. GD32F405Zx LQFP144 pin definitions

Table 2-3. GD32F405Zx LQFP144 pin definitions


GD32F405Zx LQFP144 pin definitions						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
PE2	1	I/O	5VT	Default: PE2 Alternate: EVENTOUT		
PE3	2	I/O	5VT	Default: PE3 Alternate:TRACED0, EVENTOUT		
PE4	3	I/O	5VT	Default: PE4 Alternate: DCI_D4, EVENTOUT		
PE5	4	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, DCI_D6, EVENTOUT		
PE6	5	I/O	5VT	Default: PE6 Alternate: TIMER8_CH1, DCI_D7, EVENTOUT		
VBAT	6	Р	-	Default: VBAT		
PC13- TAMPER- RTC	7	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS		
PC14- OSC32IN	8	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN		
PC15- OSC32OU T	9	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT		
PF0	10	I/O	5VT	Default: PF0 Alternate:I2C1_SDA, EVENTOUT, CTC_SYNC		
PF1	11	I/O	5VT	Default: PF1 Alternate: I2C1_SCL, EVENTOUT		
PF2	12	I/O	5VT	Default: PF2 Alternate: I2C1_SMBA, EVENTOUT		
PF3	13	I/O	5VT	Default: PF3 Alternate: EVENTOUT, I2C1_TXFRAME Additional: ADC2_IN9		
PF4	14	I/O	5VT	Default: PF4 Alternate: EVENTOUT Additional: ADC2_IN14		
PF5	15	I/O	5VT	Default: PF5 Alternate: EVENTOUT Additional: ADC2_IN15		



	GD32F405Zx LQFP144						
	Pin I/O						
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
VSS	16	Р	-	Default: VSS			
VDD	17	Р	-	Default: VDD			
				Default: PF6			
PF6	18	18 I/O	5VT	Alternate: TIMER9_CH0, EVENTOUT			
				Additional: ADC2_IN4			
				Default: PF7			
PF7	19	I/O	5VT	Alternate: TIMER10_CH0, EVENTOUT			
				Additional: ADC2_IN5			
				Default: PF8			
PF8	20	I/O	5VT	Alternate: TIMER12_CH0, EVENTOUT			
				Additional: ADC2_IN6			
				Default: PF9			
PF9	21	I/O	5VT	Alternate: TIMER13_CH0, EVENTOUT			
				Additional: ADC2_IN7			
	22		5VT	Default: PF10			
PF10		22 1/0		Alternate: DCI_D11, EVENTOUT			
				Additional: ADC2_IN8			
PH0/OSCI	23	23 I/O	5VT	Default: PH0, OSCIN			
N				Alternate: EVENTOUT			
IN				Additional: OSCIN			
PH1/OSCO	24			Default: PH1, OSCOUT			
UT		24 I/O	5VT	Alternate: EVENTOUT			
				Additional: OSCOUT			
NRST	25	-	-	Default: NRST			
				Default: PC0			
PC0	26	26 I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT			
					Additional: ADC012_IN10		
				Default: PC1			
PC1	27	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,			
101		.,,	011	EVENTOUT			
				Additional: ADC012_IN11			
				Default: PC2			
PC2	28	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD,USBHS_ULPI_DIR,			
		., 0		EVENTOUT			
				Additional: ADC012_IN12			
				Default: PC3			
PC3	29	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD,USBHS_ULPI_NXT,			
	_*			EVENTOUT			
				Additional: ADC012_IN13			
VDD	30	Р	-	Default: VDD			
VSSA	31	Р	-	Default: VSSA			




	GD32F405Zx LQFP144						
Pin Name	Pins	Pin I/O		Fsticus description			
riii Naille	PIIIS	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
V <sub>REFP</sub>	32	Р	-	Default: V <sub>REFP</sub>			
VDDA	33	Р	-	Default: VDDA			
				Default: PA0			
PA0-WKUP	34	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,			
PAU-WKUP	34	1/0	301	TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT			
				Additional: ADC012_IN0, WKUP			
				Default: PA1			
PA1	35	I/O	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,			
IAI	33	1/0	301	UART3_RX, EVENTOUT			
				Additional: ADC012_IN1			
				Default: PA2			
PA2	36	I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,			
I AZ	30	1/0	301	I2S_CKIN, USART1_TX, EVENTOUT			
				Additional: ADC012_IN2			
				Default: PA3			
PA3	37	I/O	5VT	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,			
1 //3	37	1/0	301	I2S1_MCK, USART1_RX,USBHS_ULPI_D0, EVENTOUT			
				Additional: ADC012_IN3			
VSS	38	Р	-	Default: VSS			
VDD	39	Р	-	Default: VDD			
				Default: PA4			
PA4	40	I/O		Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,			
.,		., 0		USBHS_SOF, DCI_HSYNC, EVENTOUT			
				Additional: ADC01_IN4, DAC_OUT0			
				Default: PA5			
PA5	41	1/0		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,			
				SPI0_SCK, USBHS_ULPI_CK, EVENTOUT			
				Additional: ADC01_IN5, DAC_OUT1			
				Default: PA6			
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,			
PA6	42	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,			
				DCI_PIXCLK, EVENTOUT			
				Additional: ADC01_IN6			
				Default: PA7			
PA7	43	I/O	5VT	Alternate: TIMER0_CH0_ON, TIMER2_CH1,			
				TIMER7_CH0_ON, SPI0_MOSI,TIMER13_CH0, EVENTOUT			
				Additional: ADC01_IN7			
				Default: PC4			
PC4	44	I/O	5VT	Alternate: EVENTOUT			
				Additional: ADC01_IN14			
PC5	45	I/O	5VT	Default: PC5			






	GD32F405Zx LQFP144							
Pin Name Pins I/O		I/O	Functions description					
riii Naiile	FIIIS	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				Alternate: USART2_RX, EVENTOUT				
				Additional: ADC01_IN15				
				Default: PB0				
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,				
PB0	46	I/O	5VT	TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD,USBHS_ULPI_D1,				
				SDIO_D1, EVENTOUT				
				Additional: ADC01_IN8, IREF				
				Default: PB1				
PB1	47	I/O	5VT	Alternate: TIMER0_CH2_ON, TIMER2_CH3,				
1 51		.,,		TIMER7_CH2_ON, USBHS_ULPI_D2, SDIO_D2, EVENTOUT				
				Additional: ADC01_IN9				
				Default: PB2, BOOT1				
PB2	48	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,				
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT				
PF11	49	I/O	5VT	Default: PF11				
			•••	Alternate: DCI_D12, EVENTOUT				
PF12	50	I/O	5VT	Default: PF12				
				Alternate: EVENTOUT				
VSS	51	Р	-	Default: VSS				
VDD	52	Р	-	Default: VDD				
PF13	53	I/O	5VT	Default: PF13				
				Alternate: EVENTOUT				
PF14	54	I/O	5VT	Default: PF14				
				Alternate: EVENTOUT				
PF15	55	I/O	5VT	Default: PF15				
				Alternate: EVENTOUT				
PG0	56	I/O	5VT	Default: PG0				
				Alternate: EVENTOUT				
PG1	57	I/O	5VT	Default: PG1				
_				Alternate: EVENTOUT				
PE7	58	I/O	5VT	Default: PE7				
				Alternate: TIMER0_ETI, EVENTOUT				
PE8	59	I/O	5VT	Default: PE8				
				Alternate: TIMER0_CH0_ON, EVENTOUT				
PE9	60	I/O	5VT	Default: PE9				
				Alternate: TIMER0_CH0, EVENTOUT				
VSS	61	Р	-	Default: VSS				
VDD	62	Р	-	Default: VDD				
PE10	63	I/O	5VT	Default: PE10				
				Alternate: TIMER0_CH1_ON, EVENTOUT				
PE11	64	I/O	5VT	Default: PE11				






GD32F405Zx LQFP144							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				Alternate:TIMER0_CH1, EVENTOUT			
PE12	65	I/O	5VT	Default: PE12 Alternate:TIMER0_CH2_ON, EVENTOUT			
PE13	66	I/O	5VT	Default: PE13 Alternate:TIMER0_CH2, EVENTOUT			
PE14	67	I/O	5VT	Default: PE14 Alternate:TIMER0_CH3, EVENTOUT			
PE15	68	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, EVENTOUT			
PB10	69	I/O	5VT	Default: PB10 Alternate: TIMER1_CH2,I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7, EVENTOUT			
PB11	70	I/O	5VT	Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, EVENTOUT			
NC	71	-	-	-			
VDD	72	Р	-	Default: VDD			
PB12	73	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID, EVENTOUT			
PB13	74	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS			
PB14	75	I/O	5VT	Default: PB14 Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT			
PB15	76	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT			
PD8	77	I/O	5VT	Default: PD8 Alternate: USART2_TX, EVENTOUT			
PD9	78	I/O	5VT	Default: PD9 Alternate: USART2_RX, EVENTOUT			
PD10	79	I/O	5VT	Default: PD10 Alternate: USART2_CK, EVENTOUT			






	GD32F405Zx LQFP144						
Pin Name	Pins	Pin	I/O	Functions description			
Pin Name	Pilis	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
PD11	80	I/O	5VT	Default: PD11			
1011	00	""	0 0 1	Alternate: USART2_CTS, EVENTOUT			
PD12	81	I/O	5VT	Default: PD12			
				Alternate: TIMER3_CH0,USART2_RTS , EVENTOUT			
PD13	82	I/O	5VT	Default: PD13			
		_		Alternate: TIMER3_CH1, EVENTOUT			
VSS	83	Р	-	Default: VSS			
VDD	84	Р	-	Default: VDD			
PD14	85	I/O	5VT	Default: PD14			
				Alternate: TIMER3_CH2, EVENTOUT  Default: PD15			
PD15	86	I/O	5VT	Alternate: TIMER3_CH3, EVENTOUT, CTC_SYNC			
				Default: PG2			
PG2	87	I/O	5VT	Alternate: EVENTOUT			
				Default: PG3			
PG3	88	I/O	5VT	Alternate: EVENTOUT			
				Default: PG4			
PG4	89	I/O	5VT	Alternate: EVENTOUT			
			5VT	Default: PG5			
PG5	90	I/O		Alternate: EVENTOUT			
DCC	04	1/0	EV.T	Default: PG6			
PG6	91	I/O	5VT	Alternate: DCI_D12, EVENTOUT			
PG7	92	I/O	5\/T	Default: PG7			
107	32	1/0	5VT	Alternate: USART5_CK, DCI_D13, EVENTOUT			
PG8	93	I/O	5VT	Default: PG8			
. 00		""		Alternate: USART5_RTS, EVENTOUT			
VSS	94	Р	-	Default: VSS			
VDD	95	Р	-	Default: VDD			
				Default: PC6			
PC6	96	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,			
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT			
207	0.7		E) (T	Default: PC7			
PC7	97	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,			
				I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT			
PC8	DC0 00	1/0	5VT	Default: PC8  Alternate: TIMER2, CH2, TIMER7, CH2, LISART5, CK			
FU0	98	8 I/O	3 7 1	Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT			
				Default: PC9			
PC9	99	I/O	5VT	Alternate: CK OUT1, TIMER2 CH3, TIMER7 CH3,			
. 55				I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT			
PA8	100	I/O	5VT	Default: PA8			
L	1						





	GD32F405XX DataSHEEt							
	Pin I/O							
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description				
				Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,				
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC				
				Default: PA9				
PA9	101	I/O	5VT	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,				
173	101	1/0	3 7 1	USART0_TX, SDIO_D2, DCI_D0, EVENTOUT				
				Additional: USBFS_VBUS				
				Default: PA10				
PA10	102	I/O	5VT	Alternate: TIMER0_CH2, I2C2_TXFRAME, USART0_RX,				
				USBFS_ID, DCI_D1, EVENTOUT				
				Default: PA11				
PA11	103	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,				
				CANO_RX, USBFS_DM, EVENTOUT				
				Default: PA12				
PA12	104	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,				
				CAN0_TX, USBFS_DP, EVENTOUT				
PA13	105	I/O	5VT	Default: JTMS, SWDIO, PA13				
				Alternate: EVENTOUT				
NC	106	-	-	-				
VSS	107	Р	-	Default: VSS				
VDD	108	Р	-	Default: VDD				
PA14	109	1/0	5VT	Default: JTCK, SWCLK, PA14				
				Alternate: EVENTOUT				
		10 1/0	5VT	Default: JTDI, PA15				
PA15	110			Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,				
				I2S2_WS, USART0_TX, EVENTOUT				
			5VT	Default: PC10				
PC10	111	I/O		Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,				
				SDIO_D2, DCI_D8, EVENTOUT				
				Default: PC11				
PC11	112	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,				
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT				
D040	110		5) /T	Default: PC12				
PC12	113	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,				
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT				
PD0	114	I/O	5VT	Default: PD0				
				Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT				
PD1	115	I/O	5VT	Default: PD1				
				Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EVENTOUT				
PD2	116	1/0	5\/T	Default: PD2				
PD2	116	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,				
			1	EVENTOUT				





	GD32F405XX Datasneet								
	GD32F405Zx LQFP144								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description					
				Default: PD3					
PD3	117	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS, DCI_D5,					
				EVENTOUT					
PD4	118	I/O	5VT	Default: PD4					
	110	""	0 0 1	Alternate: USART1_RTS, EVENTOUT					
PD5	119	I/O	5VT	Default: PD5					
				Alternate: USART1_TX, EVENTOUT					
VSS	120	Р	-	Default: VSS					
VDD	121	Р	-	Default: VDD					
				Default: PD6					
PD6	122	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, DCI_D10,					
				EVENTOUT					
PD7	123	I/O	5VT	Default: PD7					
				Alternate: USART1_CK, EVENTOUT  Default: PG9					
PG9	124	I/O	5VT	Alternate: USART5 RX, DCI VSYNC, EVENTOUT					
			5VT	Default: PG10					
PG10	125	I/O		Alternate: DCI D2, EVENTOUT					
		I/O	5VT	Default: PG11					
PG11	126			Alternate: DCI D3, EVENTOUT					
			5VT	Default: PG12					
PG12	127	I/O		Alternate: USART5_RTS, EVENTOUT					
2010				Default: PG13					
PG13	128	I/O	5VT	Alternate: USART5_CTS, EVENTOUT					
DC14	120	1/0	5) /T	Default: PG14					
PG14	129	I/O	5VT	Alternate: USART5_TX, EVENTOUT					
VSS	130	Р	-	Default: VSS					
VDD	131	Р	-	Default: VDD					
PG15	132	I/O	5VT	Default: PG15					
1 010	102	1/0	0 0 1	Alternate: USART5_CTS, DCI_D13, EVENTOUT					
				Default: JTDO, PB3					
PB3	133	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,					
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT					
				Default: NJTRST, PB4					
PB4	134	I/O	5VT	Alternate: TIMER2_CH0, I2C0_TXFRAME, SPI0_MISO,					
				SPI2_MISO, I2S2_ADD_SD, I2C2_SDA, SDIO_D0,					
				EVENTOUT P. C. H. DDE					
				Default: PB5					
PB5	135	35 I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI,					
				SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7,					
				DCI_D10, EVENTOUT					



	GD32F405Zx LQFP144							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
PB6	136	I/O	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT				
PB7	137	I/O	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT				
воото	138	I/O	5VT	Default: BOOT0				
PB8	139	I/O	5VT	Default: PB8 Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2, TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6, EVENTOUT				
PB9	140	I/O	5VT	Default: PB9 Alternate:TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, EVENTOUT				
PE0	141	I/O	5VT	Default: PE0 Alternate:TIMER3_ETI, DCI_D2, EVENTOUT				
PE1	142	I/O	5VT	Default: PE1 Alternate:TIMER0_CH1_ON, DCI_D3, EVENTOUT				
PDR_ON	143	Р	-	Default: PDR_ON				
VDD	144	Р	-	Default: VDD				

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.


### 2.6.2. GD32F405Vx LQFP100 pin definitions

Table 2-4. GD32F405Vx LQFP100 pin definitions

	GD32F405Vx LQFP100							
Pin Name	Pins	Pin	I/O	Functions description				
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	·				
PE2	1	I/O	5VT	Default: PE2				
1 LZ		2	371	Alternate: EVENTOUT				
PE3	2	2 1/0	5VT	Default: PE3				
PES	2			Alternate: EVENTOUT				
PE4	3	I/O	5VT	Default: PE4				
FE4	?	1/0		Alternate: DCI_D4, EVENTOUT				
PE5	5 4 I/O	1/0		Default: PE5				
FED		1/0	5VT	Alternate:TIMER8_CH0, DCI_D6, EVENTOUT				
PE6	5	I/O	5VT	Default: PE6				




GD32F405Vx LQFP100						
		Pin	I/O			
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description		
				Alternate: TIMER8_CH1, DCI_D7, EVENTOUT		
VBAT	6	Р	-	Default: VBAT		
PC13-				Default: PC13		
TAMPER-	7	I/O	5VT	Alternate: EVENTOUT		
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS		
				Default: PC14		
PC14-	8	I/O	5VT	Alternate: EVENTOUT		
OSC32IN				Additional: OSC32IN		
PC15-				Default: PC15		
OSC32O	9	I/O	5VT	Alternate: EVENTOUT		
UT				Additional: OSC32OUT		
VSS	10	Р	-	Default: VSS		
VDD	11	Р	-	Default: VDD		
D. 10/0001				Default: PH0, OSCIN		
PH0/OSCI	12	I/O	5VT	Alternate: EVENTOUT		
N				Additional: OSCIN		
D114/000			5VT	Default: PH1, OSCOUT		
PH1/OSC	13	I/O		Alternate: EVENTOUT		
OUT				Additional: OSCOUT		
NRST	14	-	-	Default: NRST		
		I/O		Default: PC0		
PC0	15		5VT	Alternate: USBHS_ULPI_STP, EVENTOUT		
				Additional: ADC012_IN10		
				Default: PC1		
PC1	16	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,		
101	10	1/0	301	EVENTOUT		
				Additional: ADC012_IN11		
				Default: PC2		
PC2	17	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,		
. 02	•••	., 0		EVENTOUT		
				Additional: ADC012_IN12		
				Default: PC3		
PC3	18	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,		
. 55	. •	., C		EVENTOUT		
				Additional: ADC012_IN13		
VDD	19	Р	-	Default: VDD		
VSSA	20	Р	-	Default: VSSA		
V <sub>REFP</sub>	21	Р	-	Default: V <sub>REFP</sub>		
VDDA	22	Р	-	Default: VDDA		
PA0-	23	I/O	I/O   5VT	Default: PA0		
WKUP		23 1/0		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,		






GD32F405Vx LQFP100						
	Pin	I/O				
Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
			TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT			
			Additional: ADC012_IN0, WKUP			
			Default: PA1			
0.4	1/0	5) /T	Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,			
24	1/0	501	UART3_RX, EVENTOUT			
			Additional: ADC012_IN1			
			Default: PA2			
25	1/0	5\/T	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,			
23	1/0	301	I2S_CKIN, USART1_TX, EVENTOUT			
			Additional: ADC012_IN2			
			Default: PA3			
26	1/0	5\/T	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,			
20	1/0	3 7 1	I2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT			
			Additional: ADC012_IN3			
27	Р	-	Default: VSS			
28	Р	-	Default: VDD			
	I/O		Default: PA4			
29			Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,			
20			USBHS_SOF, DCI_HSYNC, EVENTOUT			
			Additional: ADC01_IN4, DAC_OUT0			
			Default: PA5			
30	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,			
			SPI0_SCK, USBHS_ULPI_CK, EVENTOUT			
			Additional: ADC01_IN5, DAC_OUT1			
			Default: PA6			
			Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,			
31	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,			
			DCI_PIXCLK, EVENTOUT			
			Additional: ADC01_IN6			
			Default: PA7			
32	I/O	5VT	Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,			
			SPI0_MOSI, TIMER13_CH0, EVENTOUT			
			Additional: ADC01_IN7			
20	1/0	5) /T	Default: PC4			
PC4 33	I/O		Alternate: EVENTOUT			
			Additional: ADC01_IN14			
3/	1/0	5\/T	Default: PC5 Alternate: USART2 RX, EVENTOUT			
J <del>4</del>	1/0	301	Additional: ADC01 IN15			
			Default: PB0			
35	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,			
	24 25 26 27 28 29 30 31 32	Pins         Type(1)           24         I/O           25         I/O           27         P           28         P           29         I/O           31         I/O           32         I/O           33         I/O           34         I/O	Pins         Type(1)         Level(2)           24         I/O         5VT           25         I/O         5VT           27         P         -           28         P         -           29         I/O         5VT           31         I/O         5VT           32         I/O         5VT           33         I/O         5VT           34         I/O         5VT			






	GD32F403XX DataSHEEt						
	Pin I/O						
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
				SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1, SDIO_D1,			
				EVENTOUT			
				Additional: ADC01_IN8, IREF			
				Default: PB1			
PB1	36	I/O	5VT	Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,			
PDI	30	1/0	501	USBHS_ULPI_D2, SDIO_D2, EVENTOUT			
				Additional: ADC01_IN9			
				Default: PB2, BOOT1			
PB2	37	I/O	5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,			
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT			
PE7	38	I/O	5VT	Default: PE7			
1 67	30	1/0	371	Alternate: TIMER0_ETI, EVENTOUT			
PE8	39	I/O	5VT	Default: PE8			
1 20	00	1/0	371	Alternate: TIMER0_CH0_ON, EVENTOUT			
PE9	40	I/O	) 5VT	Default: PE9			
1 23	40	1/0	371	Alternate: TIMER0_CH0, EVENTOUT			
PE10	41	I/O	5VT	Default: PE10			
1 210	71			Alternate: TIMER0_CH1_ON, EVENTOUT			
PE11	42	I/O	5VT	Default: PE11			
1 - 11	72	1/0		Alternate: TIMER0_CH1, EVENTOUT			
PE12	43	I/O	5VT	Default: PE12			
1 L 12	70	1/0		Alternate:TIMER0_CH2_ON, EVENTOUT			
PE13	44	I/O	5VT	Default: PE13			
1 210		1,0	011	Alternate: TIMER0_CH2, EVENTOUT			
PE14	45	I/O	5VT	Default: PE14			
	10	1,0	001	Alternate: TIMER0_CH3, EVENTOUT			
PE15	46	I/O	5VT	Default: PE15			
		., 0	•	Alternate: TIMER0_BRKIN, EVENTOUT			
				Default: PB10			
PB10	47	I/O	5VT	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,			
		., 0		I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,			
				EVENTOUT			
				Default: PB11			
PB11 48	I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,				
				USBHS_ULPI_D4, EVENTOUT			
NC	49	-	-	-			
VDD	50	Р	-	Default: VDD			
				Default: PB12			
PB12	51	I/O	5VT	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS,			
		1/0	3 1	USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID,			
				EVENTOUT			






	GD32F405Vx LQFP100						
		Pin	I/O	,			
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
PB13	52	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT, I2C1_TXFRAME			
PB14	53	I/O	5VT	Additional: USBHS_VBUS  Default: PB14  Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT			
PB15	54	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT			
PD8	55	I/O	5VT	Default: PD8 Alternate: USART2_TX, EVENTOUT			
PD9	56	I/O	5VT	Default: PD9 Alternate: USART2_RX, EVENTOUT			
PD10	57	I/O	5VT	Default: PD10 Alternate: USART2_CK, EVENTOUT			
PD11	58	I/O	5VT	Default: PD11 Alternate: USART2_CTS, EVENTOUT			
PD12	59	I/O	5VT	Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, EVENTOUT			
PD13	60	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EVENTOUT			
PD14	61	I/O	5VT	Default: PD14 Alternate: TIMER3_CH2, EVENTOUT			
PD15	62	I/O	5VT	Default: PD15 Alternate:TIMER3_CH3, EVENTOUT, CTC_SYNC			
PC6	63	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, EVENTOUT			
PC7	64	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT			
PC8	65	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT			
PC9	66	I/O	5VT	Default: PC9 Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT			





GD32F405Vx LQFP100						
Pin I/O						
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description		
				Default: PA8		
PA8	67	I/O	5VT	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,		
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC		
				Default: PA9		
DAO	60	I/O	5) /T	Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,		
PA9	68	1/0	5VT	USART0_TX, SDIO_D2, DCI_D0, EVENTOUT		
				Additional: USBFS_VBUS		
				Default: PA10		
PA10	69	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,		
				EVENTOUT, I2C2_TXFRAME		
				Default: PA11		
PA11	70	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,		
				CAN0_RX, USBFS_DM, EVENTOUT		
			5VT	Default: PA12		
PA12	71	I/O		Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,		
				CAN0_TX, USBFS_DP, EVENTOUT		
PA13	72	I/O	5VT	Default: JTMS, SWDIO, PA13		
PAIS	12			Alternate: EVENTOUT		
NC	73	-	-	-		
VSS	74	Р	-	Default: VSS		
VDD	75	Р	-	Default: VDD		
PA14	76	I/O	5VT	Default: JTCK, SWCLK, PA14		
1714				Alternate: EVENTOUT		
		I/O	5VT	Default: JTDI, PA15		
PA15	77			Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,		
				I2S2_WS, USART0_TX, EVENTOUT		
				Default: PC10		
PC10	78	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,		
				SDIO_D2, DCI_D8, EVENTOUT		
		I/O	5VT	Default: PC11		
PC11	79			Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,		
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT		
				Default: PC12		
PC12	80	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,		
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT		
PD0	81	I/O	5VT	Default: PD0		
	υı			Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT		
PD1	82	82 I/O 5VT Default: PD1 Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EVENTO				
	OΖ		3 1 1	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EVENTOUT		
PD2	83	I/O	5VT	Default: PD2		
1 02	55	","	501	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,		





GD32F405XX DataSHEEt					
·					
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description	
		1,700	2010.	EVENTOUT	
				Default: PD3	
PD3	84	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS, DCI_D5,	
1 00	04	1/0	301	EVENTOUT	
				Default: PD4	
PD4	85	I/O	5VT	Alternate: USART1 RTS, EVENTOUT	
				Default: PD5	
PD5	86	I/O	5VT	Alternate: USART1_TX, EVENTOUT	
				Default: PD6	
PD6	87	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, DCI_D10,	
				EVENTOUT	
				Default: PD7	
PD7	88	I/O	5VT	Alternate: USART1_CK, EVENTOUT	
				Default: JTDO, PB3	
PB3	89	I/O		Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,	
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT	
			5VT	Default: NJTRST, PB4	
PB4	90	1/0		Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,	
FD4	90	I/O		I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,	
				I2C0_TXFRAME	
	91	I/O	5VT	Default: PB5	
PB5				Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI,	
				I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT	
		I/O	5VT	Default: PB6	
PB6	92			Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX,	
				DCI_D5, EVENTOUT	
		I/O	5VT	Default: PB7	
PB7	93			Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,	
				DCI_VSYNC, EVENTOUT	
воото	94	I/O	5VT	Default: BOOT0	
				Default: PB8	
PB8	95	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,	
				TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6,	
				EVENTOUT Default DD0	
PB9		I/O	5VT	Default: PB9 Alternate: TIMER1 CH1, TIMER3 CH3, TIMER10 CH0,	
	96			I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDI0_D5,	
				DCI D7, EVENTOUT	
PE0		I/O	5VT	Default: PE0	
	97			Alternate: TIMER3 ETI, DCI D2, EVENTOUT	
PE1	98	I/O	5VT	Default: PE1	
1 - 1	50	",0	0 7 1	Doladi. 1 E l	



	GD32F405Vx LQFP100						
Pin Name P	Dine	Pin	I/O	Functions description			
	1 113	Type <sup>(1)</sup>	Level <sup>(2)</sup>				
				Alternate: TIMER0_CH1_ON, DCI_D3, EVENTOUT			
VSS	99	Р	-	Default: VSS			
VDD	100	Р	-	Default: VDD			

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

## 2.6.3. GD32F405Vx BGA100 pin definitions

Table 2-5. GD32F405Vx BGA100 pin definitions


	GD32F405Vx BGA100						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
PE2	B2	I/O	5VT	Default: PE2 Alternate: EVENTOUT			
PE3	A1	I/O	5VT	Default: PE3 Alternate: EVENTOUT			
PE4	B1	I/O	5VT	Default: PE4 Alternate: DCI_D4, EVENTOUT			
PE5	C2	I/O	5VT	Default: PE5 Alternate: TIMER8_CH0, DCI_D6, EVENTOUT			
PE6	D2	I/O	5VT	Default: PE6 Alternate: TIMER8_CH1, DCI_D7, EVENTOUT			
VBAT	E2	Р	-	Default: VBAT			
PC13- TAMPER- RTC	C1	I/O	5VT	Default: PC13 Alternate: EVENTOUT Additional: RTC_TAMP0, RTC_OUT, RTC_TS			
PC14- OSC32IN	D1	I/O	5VT	Default: PC14 Alternate: EVENTOUT Additional: OSC32IN			
PC15- OSC32OU T	E1	I/O	5VT	Default: PC15 Alternate: EVENTOUT Additional: OSC32OUT			
VSS	F2	Р	-	Default: VSS			
VDD	G2	Р	-	Default: VDD			
PH0/OSCI N	F1	I/O	5VT	Default: PH0, OSCIN Alternate: EVENTOUT Additional: OSCIN			
PH1/OSC OUT	G1	I/O	5VT	Default: PH1, OSCOUT Alternate: EVENTOUT			



	GD32F4U5XX Datasneet GD32F4U5XX Datasneet						
GD32F405VX BGA100							
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description			
				Additional: OSCOUT			
NRST	H2	-	-	Default: NRST			
				Default: PC0			
PC0	H1	I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT			
				Additional: ADC012_IN10			
				Default: PC1			
PC1	J2	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,			
FOI	JZ	1/0	3 7 1	EVENTOUT			
				Additional: ADC012_IN11			
				Default: PC2			
PC2	J3	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,			
1 02	00	1,0	501	EVENTOUT			
				Additional: ADC012_IN12			
		I/O	5VT	Default: PC3			
PC3	K2			Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,			
. 00		., 0		EVENTOUT			
				Additional: ADC012_IN13			
VSSA	J1	Р	-	Default: VSSA			
V <sub>REFN</sub>	K1	Р	-	Default: V <sub>REFN</sub>			
V <sub>REFP</sub>	L1	Р	-	Default: V <sub>REFP</sub>			
VDDA	M1	Р	-	Default: VDDA			
	L2			Default: PA0			
PA0-		I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,			
WKUP		1/0	3 7 1	TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT			
				Additional: ADC012_IN0, WKUP			
	M2	I/O	5VT	Default: PA1			
PA1				Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,			
				UART3_RX, EVENTOUT			
				Additional: ADC012_IN1			
		I/O		Default: PA2			
PA2	K3		5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,			
				I2S_CKIN, USART1_TX, EVENTOUT			
				Additional: ADC012_IN2			
PA3		I/O		Default: PA3			
	L3		5VT	Alternate: TIMER1_CH3, TIMER4_CH3, TIMER8_CH1,			
				I2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT			
NO	F.			Additional: ADC012_IN3			
NC	E3	-	-	Pofoully DA4			
PA4	M3	I/O		Default: PA4			
				Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,			
				USBHS_SOF, DCI_HSYNC, EVENTOUT			



GD32F405Vx BGA100					
Pin Name	Pins	Pin	I/O	Functions description	
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	i unonono uccenpuon	
				Additional: ADC01_IN4, DAC_OUT0	
				Default: PA5	
PA5	17.4	I/O		Alternate: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON,	
FAS	K4	1/0		SPI0_SCK, USBHS_ULPI_CK, EVENTOUT	
				Additional: ADC01_IN5, DAC_OUT1	
				Default: PA6	
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,	
PA6	L4	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,	
				DCI_PIXCLK, EVENTOUT	
				Additional: ADC01_IN6	
				Default: PA7	
D4.7	N.4.4	1/0		Alternate: TIMER0_CH0_ON, TIMER2_CH1,	
PA7	M4	I/O	5VT	TIMER7_CH0_ON, SPI0_MOSI, TIMER13_CH0, EVENTOUT	
				Additional: ADC01_IN7	
		I/O		Default: PC4	
PC4	K5		5VT	Alternate: EVENTOUT	
				Additional: ADC01_IN14	
	L5	I/O		Default: PC5	
PC5			5VT	Alternate: USART2_RX, EVENTOUT	
				Additional: ADC01_IN15	
	M5			Default: PB0	
				Alternate: TIMER0_CH1_ON, TIMER2_CH2,	
PB0		I/O	5VT	TIMER7_CH1_ON, SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1,	
				SDIO_D1, EVENTOUT	
				Additional: ADC01_IN8, IREF	
	M6	I/O	5VT	Default: PB1	
DD4				Alternate: TIMER0_CH2_ON, TIMER2_CH3,	
PB1				TIMER7_CH2_ON, USBHS_ULPI_D2, SDIO_D2, EVENTOUT	
				Additional: ADC01_IN9	
		I/O		Default: PB2, BOOT1	
PB2	L6		5VT	Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,	
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT	
DEZ	1.47	1/0	5\ /T	Default: PE7	
PE7	M7	I/O	5VT	Alternate: TIMER0_ETI, EVENTOUT	
			5) /T	Default: PE8	
PE8	L7	I/O	5VT	Alternate: TIMER0_CH0_ON, EVENTOUT	
5	M8	I/O	5VT	Default: PE9	
PE9				Alternate: TIMER0_CH0, EVENTOUT	
PE10	L8	I/O	5VT	Default: PE10	
				Alternate: TIMER0_CH1_ON, EVENTOUT	
PE11	M9	I/O	5VT	Default: PE11	





GD32F405Vx BGA100						
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description		
				Alternate:TIMER0_CH1, EVENTOUT		
PE12	L9	I/O	5VT	Default: PE12 Alternate:TIMER0_CH2_ON, EVENTOUT		
PE13	M10	I/O	5VT	Default: PE13 Alternate: TIMER0_CH2, EVENTOUT		
PE14	M11	I/O	5VT	Default: PE14 Alternate: TIMER0_CH3, EVENTOUT		
PE15	M12	I/O	5VT	Default: PE15 Alternate: TIMER0_BRKIN, EVENTOUT		
PB10	L10	I/O	5VT	Default: PB10 Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK, I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7, EVENTOUT		
PB11	K9	I/O	5VT	Default: PB11 Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX, USBHS_ULPI_D4, EVENTOUT		
NC	L11	-	-	-		
VSS	F12	Р	-	Default: VSS		
VDD	G12	Р	-	Default: VDD		
PB12	L12	I/O	5VT	Default: PB12 Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS, USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID, EVENTOUT		
PB13	K12	I/O	5VT	Default: PB13 Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK, USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT, I2C1_TXFRAME Additional: USBHS_VBUS		
PB14	K11	I/O	5VT	Default: PB14 Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO, I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM, EVENTOUT		
PB15	K10	I/O	5VT	Default: PB15 Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON, SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT		
PD9	K8	I/O	5VT	Default: PD9 Alternate: USART2_RX, EVENTOUT		
PD10	J12	I/O	5VT	Default: PD10 Alternate: USART2_CK, EVENTOUT		
PD11	J11	I/O	5VT	Default: PD11		



				GD32F405Vx BGA100
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	
				Alternate: USART2_CTS, EVENTOUT
PD12	J10	I/O	5VT	Default: PD12 Alternate: TIMER3_CH0, USART2_RTS, EVENTOUT
PD13	H12	I/O	5VT	Default: PD13 Alternate: TIMER3_CH1, EVENTOUT
PD14	H11	I/O	5VT	Default: PD14 Alternate: TIMER3_CH2, EVENTOUT
PD15	H10	I/O	5VT	Default: PD15 Alternate: TIMER3_CH3, EVENTOUT, CTC_SYNC
PC6	E12	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK, USART5_TX, SDIO_D6, DCI_D0, EVENTOUT
PC7	E11	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK, I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT
PC8	E10	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK, SDIO_D0, DCI_D2, EVENTOUT
PC9	D12	I/O	5VT	Default: PC9 Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA, I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT
PA8	D11	I/O	5VT	Default: PA8 Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK, USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC
PA9	D10	I/O	5VT	Default: PA9 Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK, USART0_TX, SDI0_D2, DCI_D0, EVENTOUT Additional: USBFS_VBUS
PA10	C12	I/O	5VT	Default: PA10 Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1, EVENTOUT, I2C2_TXFRAME
PA11	B12	I/O	5VT	Default: PA11 Alternate: TIMER0_CH3, USART0_CTS, USART5_TX, CAN0_RX, USBFS_DM, EVENTOUT
PA12	A12	I/O	5VT	Default: PA12 Alternate: TIMER0_ETI, USART0_RTS, USART5_RX, CAN0_TX, USBFS_DP, EVENTOUT
PA13	A11	I/O	5VT	Default: JTMS, SWDIO, PA13 Alternate: EVENTOUT
NC	C11	-	_	-
VSS	F11	Р	-	Default: VSS



				GD32F405Vx BGA100
		Pin	I/O	05021 400VX BOX 100
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
VDD	G11	Р	-	Default: VDD
PA14	A10	I/O	5VT	Default: JTCK, SWCLK, PA14
1714	Α10	1/0	371	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	A9	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,
				I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	B11	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, EVENTOUT
				Default: PC11
PC11	C10	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
				Default: PC12
PC12	B10	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
PD0	C9	I/O	5VT	Default: PD0
PD0	C9	1/0	301	Alternate: SPI2_MOSI, I2S2_SD, CAN0_RX, EVENTOUT
PD1	В9	I/O	5VT	Default: PD1
FDI	БЭ	1/0	371	Alternate: SPI1_NSS, I2S1_WS, CAN0_TX, EVENTOUT
				Default: PD2
PD2	C8	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: PD3
PD3	B8	I/O	5VT	Alternate: SPI1_SCK, I2S1_CK, USART1_CTS, DCI_D5,
				EVENTOUT
PD4	В7	I/O	5VT	Default: PD4
1 04	<i>D1</i>	1/0	371	Alternate: USART1_RTS, EVENTOUT
PD5	A6	I/O	5VT	Default: PD5
1 50	710	., 0	011	Alternate: USART1_TX, EVENTOUT
				Default: PD6
PD6	B6	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, USART1_RX, DCI_D10,
				EVENTOUT
PD7	A5	I/O	5VT	Default: PD7
. 5,	, 10	,,,	3 7 1	Alternate: USART1_CK, EVENTOUT
				Default: JTDO, PB3
PB3	A8	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
				Default: NJTRST, PB4
PB4	A7	I/O	5VT	Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
	- **			I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,
				I2C0_TXFRAME



				GD32F405Vx BGA100							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description							
PB5	C5	I/O	5VT	Default: PB5 Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI, I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT							
PB6	B5	I/O	5VT	Default: PB6 Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX, DCI_D5, EVENTOUT							
PB7	B4	I/O	5VT	Default: PB7 Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX, DCI_VSYNC, EVENTOUT							
воото	A4	I/O	5VT	Default: BOOT0							
PB8	А3	I/O	5VT	Default: PB8  Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,  TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6,  EVENTOUT							
PB9	ВЗ	I/O	5VT	Default: PB9 Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0, I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5, DCI_D7, EVENTOUT							
PE0	C3	I/O	5VT	Default: PE0 Alternate: TIMER3_ETI, DCI_D2, EVENTOUT							
PE1	A2	I/O	5VT	Default: PE1 Alternate: TIMER0_CH1_ON, DCI_D3, EVENTOUT							
VSS	D3	Р	-	Default: VSS							
PDR_ON	Н3	Р	-	Default: PDR_ON							
VDD	C4	Р	-	Default: VDD							


#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.

## 2.6.4. GD32F405Rx LQFP64 pin definitions

Table 2-6. GD32F405Rx LQFP64 pin definitions

	GD32F405Rx LQFP64											
Pin Name	Pins	Pin	I/O	Functions description								
		Type <sup>(1)</sup>	Level <sup>(2)</sup>	·								
VBAT	1	Р	-	Default: VBAT								
PC13-				Default: PC13								
TAMPER-	2	I/O	5VT	Alternate: EVENTOUT								
RTC				Additional: RTC_TAMP0, RTC_OUT, RTC_TS								






				GD32F405Rx LQFP64
		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
		•		Default: PC14
PC14-	3	I/O	5VT	Alternate: EVENTOUT
OSC32IN				Additional: OSC32IN
PC15-				Default: PC15
OSC32OU	4	I/O	5VT	Alternate: EVENTOUT
Т				Additional: OSC32OUT
DI IO/OOOI				Default: PH0, OSCIN
PH0/OSCI	5	I/O	5VT	Alternate: EVENTOUT
N				Additional: OSCIN
DU1/000				Default: PH1, OSCOUT
PH1/OSC	6	I/O	5VT	Alternate: EVENTOUT
OUT				Additional: OSCOUT
NRST	7	-	-	Default: NRST
				Default: PC0
PC0	8	I/O	5VT	Alternate: USBHS_ULPI_STP, EVENTOUT
				Additional: ADC012_IN10
				Default: PC1
PC1	9	I/O	5VT	Alternate: SPI2_MOSI, I2S2_SD, SPI1_MOSI, I2S1_SD,
PCI	9	1/0	301	EVENTOUT
				Additional: ADC012_IN11
				Default: PC2
PC2	10	I/O	5VT	Alternate: SPI1_MISO, I2S1_ADD_SD, USBHS_ULPI_DIR,
1 02	10	1/0	3 7 1	EVENTOUT
				Additional: ADC012_IN12
				Default: PC3
PC3	11	I/O	5VT	Alternate: SPI1_MOSI, I2S1_SD, USBHS_ULPI_NXT,
1 00	''	., 0		EVENTOUT
				Additional: ADC012_IN13
VSSA	12	Р	-	Default: VSSA
VDDA	13	Р	-	Default: VDDA
				Default: PA0
PA0-	14	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER4_CH0,
WKUP		., 0		TIMER7_ETI, USART1_CTS, UART3_TX, EVENTOUT
				Additional: ADC012_IN0, WKUP
				Default: PA1
PA1	15	I/O	5VT	Alternate: TIMER1_CH1, TIMER4_CH1, USART1_RTS,
				UART3_RX, EVENTOUT
				Additional: ADC012_IN1
				Default: PA2
PA2	16	I/O	5VT	Alternate: TIMER1_CH2, TIMER4_CH2, TIMER8_CH0,
				I2S_CKIN, USART1_TX, EVENTOUT




				GD32F405Rx LQFP64
		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
		Турс	LCVCI	Additional: ADC012_IN2
				Default: PA3
				Alternate: TIMER1 CH3, TIMER4 CH3, TIMER8 CH1,
PA3	17	I/O	5VT	I2S1_MCK, USART1_RX, USBHS_ULPI_D0, EVENTOUT
				Additional: ADC012 IN3
VSS	18	Р	_	Default: VSS
VDD	19	Р	-	Default: VDD
				Default: PA4
				Alternate: SPI0_NSS, SPI2_NSS, I2S2_WS, USART1_CK,
PA4	20	I/O		USBHS SOF, DCI HSYNC, EVENTOUT
				Additional: ADC01_IN4, DAC_OUT0
				Default: PA5
				Alternate: TIMER1 CH0, TIMER1 ETI, TIMER7 CH0 ON,
PA5	21	I/O		SPIO_SCK, USBHS_ULPI_CK, EVENTOUT
				Additional: ADC01 IN5, DAC OUT1
				Default: PA6
				Alternate: TIMER0_BRKIN, TIMER2_CH0, TIMER7_BRKIN,
PA6	22	I/O	5VT	SPI0_MISO, I2S1_MCK, TIMER12_CH0, SDIO_CMD,
				DCI_PIXCLK, EVENTOUT
				Additional: ADC01_IN6
				Default: PA7
D4.7	0.0		5) T	Alternate: TIMER0_CH0_ON, TIMER2_CH1, TIMER7_CH0_ON,
PA7	23	I/O	5VT	SPI0_MOSI, TIMER13_CH0, EVENTOUT
				Additional: ADC01_IN7
				Default: PC4
PC4	24	I/O	5VT	Alternate: EVENTOUT
				Additional: ADC01_IN14
				Default: PC5
PC5	25	I/O	5VT	Alternate: USART2_RX, EVENTOUT
				Additional: ADC01_IN15
				Default: PB0
				Alternate: TIMER0_CH1_ON, TIMER2_CH2, TIMER7_CH1_ON,
PB0	26	I/O	5VT	SPI2_MOSI, I2S2_SD, USBHS_ULPI_D1, SDIO_D1,
				EVENTOUT
				Additional: ADC01_IN8, IREF
				Default: PB1
PB1	27	I/O	5VT	Alternate: TIMER0_CH2_ON, TIMER2_CH3, TIMER7_CH2_ON,
'5'		",0	JV 1	USBHS_ULPI_D2, SDIO_D2, EVENTOUT
				Additional: ADC01_IN9
PB2	28	I/O	5VT	Default: PB2, BOOT1





	GD32F405XX DataSHEEt											
				GD32F405Rx LQFP64								
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description								
				Alternate: TIMER1_CH3, SPI2_MOSI, I2S2_SD,								
				USBHS_ULPI_D4, SDIO_CK, EVENTOUT								
				Default: PB10								
DD40	20	1/0	E) /T	Alternate: TIMER1_CH2, I2C1_SCL, SPI1_SCK, I2S1_CK,								
PB10	29	I/O	5VT	I2S2_MCK, USART2_TX, USBHS_ULPI_D3, SDIO_D7,								
				EVENTOUT								
				Default: PB11								
PB11	30	I/O	5VT	Alternate: TIMER1_CH3, I2C1_SDA, I2S_CKIN, USART2_RX,								
				USBHS_ULPI_D4, EVENTOUT								
NC	31	-	-	-								
VDD	32	Р	-	Default: VDD								
				Default: PB12								
DD40	22	1/0	5VT	Alternate: TIMER0_BRKIN, I2C1_SMBA, SPI1_NSS, I2S1_WS,								
PB12	33	I/O	501	USART2_CK, CAN1_RX, USBHS_ULPI_D5, USBHS_ID,								
				EVENTOUT								
				Default: PB13								
				Alternate: TIMER0_CH0_ON, SPI1_SCK, I2S1_CK,								
PB13	34	I/O	5VT	USART2_CTS, CAN1_TX, USBHS_ULPI_D6, EVENTOUT,								
				I2C1_TXFRAME								
				Additional: USBHS_VBUS								
				Default: PB14								
PB14	35	I/O	5VT	Alternate: TIMER0_CH1_ON, TIMER7_CH1_ON, SPI1_MISO,								
PD14	33	1/0	301	I2S1_ADD_SD, USART2_RTS, TIMER11_CH0, USBHS_DM,								
				EVENTOUT								
				Default: PB15								
PB15	36	I/O	5VT	Alternate: RTC_REFIN, TIMER0_CH2_ON, TIMER7_CH2_ON,								
				SPI1_MOSI, I2S1_SD, TIMER11_CH1, USBHS_DP, EVENTOUT								
				Default: PC6								
PC6	37	I/O	5VT	Alternate: TIMER2_CH0, TIMER7_CH0, I2S1_MCK,								
				USART5_TX, SDIO_D6, DCI_D0, EVENTOUT								
				Default: PC7								
PC7	38	I/O	5VT	Alternate: TIMER2_CH1, TIMER7_CH1, SPI1_SCK, I2S1_CK,								
				I2S2_MCK, USART5_RX, SDIO_D7, DCI_D1, EVENTOUT								
				Default: PC8								
PC8	39	I/O	5VT	Alternate: TIMER2_CH2, TIMER7_CH2, USART5_CK,								
				SDIO_D0, DCI_D2, EVENTOUT								
				Default: PC9								
PC9	40	I/O	5VT	Alternate: CK_OUT1, TIMER2_CH3, TIMER7_CH3, I2C2_SDA,								
				I2S_CKIN, SDIO_D1, DCI_D3, EVENTOUT								
PA8	41	I/O	5VT	Default: PA8								
r40	41	1/0	JVI	Alternate: CK_OUT0, TIMER0_CH0, I2C2_SCL, USART0_CK,								





				GD32F405Rx LQFP64
		Pin	I/O	
Pin Name	Pins	Type <sup>(1)</sup>	Level <sup>(2)</sup>	Functions description
				USBFS_SOF, SDIO_D1, EVENTOUT, CTC_SYNC
				Default: PA9
				Alternate: TIMER0_CH1, I2C2_SMBA, SPI1_SCK, I2S1_CK,
PA9	42	I/O	5VT	USART0 TX, SDIO D2, DCI D0, EVENTOUT
				Additional: USBFS_VBUS
				Default: PA10
PA10	43	I/O	5VT	Alternate: TIMER0_CH2, USART0_RX, USBFS_ID, DCI_D1,
				EVENTOUT, I2C2_TXFRAME
				Default: PA11
PA11	44	I/O	5VT	Alternate: TIMER0_CH3, USART0_CTS, USART5_TX,
				CAN0_RX, USBFS_DM, EVENTOUT
				Default: PA12
PA12	45	I/O	5VT	Alternate: TIMER0_ETI, USART0_RTS, USART5_RX,
				CAN0_TX, USBFS_DP, EVENTOUT
DA 40	40	1/0	5) /T	Default: JTMS, SWDIO, PA13
PA13	46	I/O	5VT	Alternate: EVENTOUT
NC	47	-	-	-
VDD	48	Р	-	Default: VDD
DA44	40	1/0	EV.T	Default: JTCK, SWCLK, PA14
PA14	49	I/O	5VT	Alternate: EVENTOUT
				Default: JTDI, PA15
PA15	50	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, SPI0_NSS, SPI2_NSS,
				I2S2_WS, USART0_TX, EVENTOUT
				Default: PC10
PC10	51	I/O	5VT	Alternate: SPI2_SCK, I2S2_CK, USART2_TX, UART3_TX,
				SDIO_D2, DCI_D8, EVENTOUT
				Default: PC11
PC11	52	I/O	5VT	Alternate: I2S2_ADD_SD, SPI2_MISO, USART2_RX,
				UART3_RX, SDIO_D3, DCI_D4, EVENTOUT
				Default: PC12
PC12	53	I/O	5VT	Alternate: I2C1_SDA, SPI2_MOSI, I2S2_SD, USART2_CK,
				UART4_TX, SDIO_CK, DCI_D9, EVENTOUT
				Default: PD2
PD2	54	I/O	5VT	Alternate: TIMER2_ETI, UART4_RX, SDIO_CMD, DCI_D11,
				EVENTOUT
				Default: JTDO, PB3
PB3	55	I/O	5VT	Alternate: TRACESWO, TIMER1_CH1, SPI0_SCK, SPI2_SCK,
				I2S2_CK, USART0_RX, I2C1_SDA, EVENTOUT
				Default: NJTRST, PB4
PB4	56	I/O	5VT	Alternate: TIMER2_CH0, SPI0_MISO, SPI2_MISO,
				I2S2_ADD_SD, I2C2_SDA, SDIO_D0, EVENTOUT,



				GD32F405Rx LQFP64
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				I2C0_TXFRAME
				Default: PB5
PB5	57	I/O	5VT	Alternate: TIMER2_CH1, I2C0_SMBA, SPI0_MOSI, SPI2_MOSI,
				I2S2_SD, CAN1_RX, USBHS_ULPI_D7, DCI_D10, EVENTOUT
				Default: PB6
PB6	58	I/O	5VT	Alternate: TIMER3_CH0, I2C0_SCL, USART0_TX, CAN1_TX,
				DCI_D5, EVENTOUT
				Default: PB7
PB7	59	I/O	5VT	Alternate: TIMER3_CH1, I2C0_SDA, USART0_RX,
				DCI_VSYNC, EVENTOUT
воото	60	I/O	5VT	Default: BOOT0
				Default: PB8
PB8	61	I/O	5VT	Alternate: TIMER1_CH0, TIMER1_ETI, TIMER3_CH2,
1 00	01	1/0	301	TIMER9_CH0, I2C0_SCL, CAN0_RX, SDIO_D4, DCI_D6,
				EVENTOUT
				Default: PB9
PB9	62	I/O	5VT	Alternate: TIMER1_CH1, TIMER3_CH3, TIMER10_CH0,
1 55	02	1/0	011	I2C0_SDA, SPI1_NSS, I2S1_WS, CAN0_TX, SDIO_D5,
				DCI_D7, EVENTOUT
VSS	63	Р	-	Default: VSS
VDD	64	Р	-	Default: VDD

#### Notes:

(1) Type: I = input, O = output, P = power.

(2) I/O Level: 5VT = 5 V tolerant.



## 2.6.5. GD32F405xx pin alternate functions

Table 2-7. Port A alternate functions summary

			Tt A alter													
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA0		TIMER1_C H0/TIMER 1_ETI	TIMER4_C H0	TIMER7_E TI				USART1_ CTS	UART3_T X							EVENTOU T
PA1			TIMER4_C H1					USART1_ RTS	UART3_R X							EVENTOU T
PA2		H2	TIMER4_C H2	H0		I2S_CKIN		USART1_ TX								EVENTOU T
PA3		TIMER1_C H3	TIMER4_C H3	TIMER8_C H1		I2S1_MCK		USART1_ RX			USBHS_U LPI_D0					EVENTOU T
PA4						SPI0_NSS	SPI2_NSS/ I2S2_WS	USART1_ CK					USBHS_S OF	DCI_HSYN C		EVENTOU T
PA5		TIMER1_C H0/TIMER 1_ETI		TIMER7_C H0_ON		SPI0_SCK					USBHS_U LPI_CK					EVENTOU T
PA6			TIMER2_C H0	TIMER7_B RKIN		SPI0_MIS O	I2S1_MCK			TIMER12_ CH0			SDIO_CM D	DCI_PIXC LK		EVENTOU T
PA7		TIMER0_C H0_ON	TIMER2_C H1	TIMER7_C H0_ON		SPI0_MOS I				TIMER13_ CH0						EVENTOU T
PA8	CK_OUT0	TIMER0_C H0			I2C2_SCL			USART0_ CK		CTC_SYN C	USBFS_S OF		SDIO_D1			EVENTOU T
PA9		TIMER0_C H1			I2C2_SMB A	SPI1_SCK/ I2S1_CK		USART0_ TX					SDIO_D2	DCI_D0		EVENTOU T
PA10		TIMER0_C H2			I2C2_TXF RAME			USART0_ RX			USBFS_ID			DCI_D1		EVENTOU T
PA11		TIMER0_C H3						USART0_ CTS	USART5_ TX	CAN0_RX	USBFS_D M					EVENTOU T
PA12		TIMER0_E TI						USART0_ RTS	USART5_ RX	CAN0_TX	USBFS_D P					EVENTOU T
PA13	JTMS/SW DIO															EVENTOU T
PA14	JTCK/SW CLK															EVENTOU T
PA15	JTDI	TIMER1_C H0/TIMER 1_ETI				SPI0_NSS	SPI2_NSS/ I2S2_WS	USARTO_ TX								EVENTOU T



Table 2-8. Port B alternate functions summary

	iabi	e 2-0. PU	Tt D aite	mate run	ctions sc	iiiiiiiai y										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PB0		TIMER0_C H1_ON	TIMER2_C H2	TIMER7_C H1_ON				SPI2_MOS I/I2S2_SD			USBHS_U LPI_D1		SDIO_D1			EVENTOU T
PB1		TIMER0_C H2_ON	TIMER2_C H3	TIMER7_C H2_ON							USBHS_U LPI_D2		SDIO_D2			EVENTOU T
PB2		TIMER1_C H3						SPI2_MOS I/I2S2_SD			USBHS_U LPI_D4		SDIO_CK			EVENTOU T
PB3	JTDO/TRA CESWO	TIMER1_C H1				SPI0_SCK	SPI2_SCK/ I2S2_CK	USARTO_ RX		I2C1_SDA						EVENTOU T
PB4	NJTRST		TIMER2_C H0		I2C0_TXF RAME	SPI0_MIS O	SPI2_MIS O	I2S2_ADD _SD		I2C2_SDA			SDIO_D0			EVENTOU T
PB5			TIMER2_C H1		I2C0_SMB A	SPI0_MOS I	SPI2_MOS I/I2S2_SD			CAN1_RX	USBHS_U LPI_D7			DCI_D10		EVENTOU T
PB6			TIMER3_C H0		I2C0_SCL			USARTO_ TX		CAN1_TX				DCI_D5		EVENTOU T
PB7			TIMER3_C H1		I2C0_SDA			USARTO_ RX						DCI_VSYN C		EVENTOU T
PB8		TIMER1_C H0/TIMER 1_ETI	TIMER3_C H2	TIMER9_C H0	I2C0_SCL					CAN0_RX			SDIO_D4	DCI_D6		EVENTOU T
PB9		TIMER1_C H1	TIMER3_C H3	TIMER10_ CH0	I2C0_SDA	SPI1_NSS/ I2S1_WS				CAN0_TX			SDIO_D5	DCI_D7		EVENTOU T
PB10		TIMER1_C H2			I2C1_SCL	SPI1_SCK/ I2S1_CK	I2S2_MCK	USART2_ TX			USBHS_U LPI_D3		SDIO_D7			EVENTOU T
PB11		TIMER1_C H3			I2C1_SDA	I2S_CKIN		USART2_ RX			USBHS_U LPI_D4					EVENTOU T
PB12		TIMER0_B RKIN			I2C1_SMB A	SPI1_NSS/ I2S1_WS		USART2_ CK		CAN1_RX	USBHS_U LPI_D5		USBHS_ID			EVENTOU T
PB13		TIMER0_C H0_ON			I2C1_TXF RAME	SPI1_SCK/ I2S1_CK		USART2_ CTS		CAN1_TX	USBHS_U LPI_D6					EVENTOU T
PB14		TIMER0_C H1_ON		TIMER7_C H1_ON		SPI1_MIS O	I2S1_ADD _SD	USART2_ RTS		TIMER11_ CH0			USBHS_D M			EVENTOU T
PB15	RTC_REFI N	TIMER0_C H2_ON		TIMER7_C H2_ON		SPI1_MOS I/I2S1_SD				TIMER11_ CH1	_		USBHS_D P			EVENTOU T



Table 2-9. Port C alternate functions summary

				iorriato i												
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PC0											USBHS_U LPI_STP					EVENTO UT
PC1						SPI2_MO SI/I2S2_S D		SPI1_MO SI/I2S1_S D								EVENTO UT
PC2						0	I2S1_ADD _SD				USBHS_U LPI_DIR					EVENTO UT
PC3						SPI1_MO SI/I2S1_S D					USBHS_U LPI_NXT					EVENTO UT
PC4																EVENTO UT
PC5								USART2_ RX								EVENTO UT
PC6			TIMER2_ CH0	TIMER7_ CH0		I2S1_MC K			USART5_ TX				SDIO_D6	DCI_D0		EVENTO UT
PC7			TIMER2_ CH1	TIMER7_ CH1		SPI1_SCK /I2S1_CK	I2S2_MC K		USART5_ RX				SDIO_D7	DCI_D1		EVENTO UT
PC8			TIMER2_ CH2	TIMER7_ CH2					USART5_ CK				SDIO_D0	DCI_D2		EVENTO UT
PC9	CK_OUT1		TIMER2_ CH3	TIMER7_ CH3	I2C2_SDA	I2S_CKIN							SDIO_D1	DCI_D3		EVENTO UT
PC10							SPI2_SCK /I2S2_CK		UART3_T X				SDIO_D2	DCI_D8		EVENTO UT
PC11						I2S2_ADD _SD	SPI2_MIS O	USART2_ RX	UART3_R X				SDIO_D3	DCI_D4		EVENTO UT
PC12					I2C1_SDA		SPI2_MO SI/I2S2_S D	USART2_ CK	UART4_T X				SDIO_CK	DCI_D9		EVENTO UT
PC13																EVENTO UT
PC14																EVENTO UT
PC15																EVENTO UT



Table 2-10. Port D alternate functions summary

	Tabl	e 2-10. r	ort D aite	mate ru	ilcuons :	Summary										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PD0							SPI2_MOS I/I2S2_SD			CAN0_RX						EVENTOU T
PD1								SPI1_NSS/ I2S1_WS		CAN0_TX						EVENTOU T
PD2			TIMER2_E TI						UART4_R X				SDIO_CM D	DCI_D11		EVENTOU T
PD3						SPI1_SCK/ I2S1_CK		USART1_ CTS						DCI_D5		EVENTOU T
PD4								USART1_ RTS								EVENTOU T
PD5								USART1_ TX								EVENTOU T
PD6						SPI2_MOS I/I2S2_SD		USART1_ RX						DCI_D10		EVENTOU T
PD7								USART1_ CK								EVENTOU T
PD8								USART2_ TX								EVENTOU T
PD9								USART2_ RX								EVENTOU T
PD10								USART2_ CK								EVENTOU T
PD11								USART2_ CTS								EVENTOU T
PD12			TIMER3_C H0					USART2_ RTS								EVENTOU T
PD13			TIMER3_C H1													EVENTOU T
PD14			TIMER3_C H2													EVENTOU T
PD15	CTC_SYN C		TIMER3_C H3													EVENTOU T



Table 2-11. Port E alternate functions summary

	Tab	ie 2-11. P	ort E aite	ernate fun	ictions s	ullilliai y										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PE0			TIMER3_E TI											DCI_D2		EVENTOU T
PE1		TIMER0_C H1_ON												DCI_D3		EVENTOU T
PE2																EVENTOU T
PE3																EVENTOU T
PE4														DCI_D4		EVENTOU T
PE5				TIMER8_C H0										DCI_D6		EVENTOU T
PE6				TIMER8_C H1										DCI_D7		EVENTOU T
PE7		TIMER0_E TI														EVENTOU T
PE8		TIMER0_C H0_ON														EVENTOU T
PE9		TIMER0_C H0														EVENTOU T
PE10		TIMER0_C H1_ON														EVENTOU T
PE11		TIMER0_C H1														EVENTOU T
PE12		TIMER0_C H2_ON														EVENTOU T
PE13		TIMER0_C H2														EVENTOU T
PE14		TIMER0_C H3														EVENTOU T
PE15		TIMER0_B RKIN														EVENTOU T




Table 2-12. Port F alternate functions summary

					ictions s	·····										
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PF0	CTC_SYN C				I2C1_SDA											EVENTOU T
PF1					I2C1_SCL											EVENTOU T
PF2					I2C1_SMB A											EVENTOU T
PF3					I2C1_TXF RAME											EVENTOU T
PF4																EVENTOU T
PF5																EVENTOU T
PF6				TIMER9_C H0												EVENTOU T
PF7				TIMER10_ CH0												EVENTOU T
PF8										TIMER12_ CH0						EVENTOU T
PF9										TIMER13_ CH0						EVENTOU T
PF10														DCI_D11		EVENTOU T
PF11														DCI_D12		EVENTOU T
PF12																EVENTOU T
PF13																EVENTOU T
PF14																EVENTOU T
PF15																EVENTOU T

Table 2-13. Port G alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG0																EVENTOU T





Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PG1																EVENTOU T
PG2																EVENTOU T
PG3																EVENTOU T
PG4																EVENTOU T
PG5																EVENTOU T
PG6														DCI_D12		EVENTOU T
PG7									USART5_ CK					DCI_D13		EVENTOU T
PG8									USART5_ RTS							EVENTOU T
PG9									USART5_ RX					DCI_VSYN C		EVENTOU T
PG10														DCI_D2		EVENTOU T
PG11														DCI_D3		EVENTOU T
PG12									USART5_ RTS							EVENTOU T
PG13									USART5_ CTS							EVENTOU T
PG14									USART5_ TX							EVENTOU T
PG15									USART5_ CTS					DCI_D13		EVENTOU T

#### Table 2-14. Port H alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PH0																EVENTOU T
PH1																EVENTOU T



## 3. Functional description

#### 3.1. Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core

The Arm® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring floating point operations, memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit Arm® Cortex®-M4 processor core

- Up to 168 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the Armv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

## 3.2. On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- The region of the MCU executing instructions without waiting is up to 512K bytes (in case that Flash size equal to 512K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- 192 KB of SRAM

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate



buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and there is no waiting time within code Flash area when CPU executes instructions. Up to 192 Kbytes of inner SRAM is composed of SRAM0 (112KB) and SRAM1 (16KB) that can be accessed at same time, and including 64 KB of TCM (tightly-coupled memory) data RAM that can be accessed only by the data bus of the Cortex®-M4 core. The additional 4KB of backup SRAM (BKP SRAM) is implemented in the backup domain, which can keep its content even when the V<sub>DD</sub> power supply is down. *Table 2-2. GD32F405xx memory map* shows the memory map of the GD32F405xx series of devices, including Flash, SRAM, peripheral, and other predefined regions.

## 3.3. Clock, reset and supply management

- Internal 16 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 32 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the two AHB domains are 168 MHz. The maximum frequency of the two APB domains including APB1 is 42 MHz and APB2 is 84 MHz. See <u>Figure 2-6.</u>

<u>GD32F405xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.4 V and down to 1.8V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through VDD pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.



#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal 30KB of information blocks for the boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11), and USBFS (PA9, PA10, PA11 and PA12) in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank0 of Flash memory is selected. It also supports to boot from bank1 of Flash memory by setting a bit in option bytes.

## 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

#### Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC16M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC Tamper and TimeStamp event, the LVD output, RTC wakeup and USB wakeup. When exiting the deep-sleep mode, the IRC16M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC, the FWDGT reset, and the rising edge on WKUP pin.

## 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.6 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution



- Hardware oversampling ratio adjustable from 2x to 256x improves resolution to 16-bit
- Input voltage range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6V ≤ V<sub>DDA</sub> ≤ 3.6V)
- Temperature sensor

Up to three 12-bit 2.6 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V<sub>SENSE</sub>), 1 channel for internal reference voltage (V<sub>REFINT</sub>) and 1 channel for external battery power supply (V<sub>BAT</sub>). The input voltage range is between 2.6 V and 3.6 V. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx) and the advanced-control timers (TIMER0 and TIMER7) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage in a digital value.

## 3.7. Digital to analog converter (DAC)

- Two 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DACs are designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is  $V_{\text{REFP}}$ .

#### 3.8. DMA

- 16 channels DMA controller and each channel are configurable (8 for DMA0 and 8 for DMA1)
- Support independent 8, 16, 32-bit memory and peripheral transfer
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs, UARTs, DAC, I2S, SDIO and DCI

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer



size of source and destination are independent and configurable.

#### 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 114 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F405xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15 and PH0 ~ PH1 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

## 3.10. Timers and PWM generation

- Two 16-bit advanced-control timer (TIMER0 & TIMER7), eight 16-bit general timers (TIMER2, TIMER3, TIMER8 ~ TIMER13), two 32-bit general timers (TIMER1 & TIMER4) and two 16-bit basic timer (TIMER5 & TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0 & TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer, can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation



or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 & TIMER4 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 & TIMER3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 & TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F405xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 32 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

## 3.11. Real time clock (RTC) and backup registers

- Independent binary-coded decimal (BCD) format timer/counter with twenty 32-bit backup registers.
- Calendar with sub-second, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.



#### 3.12. Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 KHz (Fast mode)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides two data transfer rates: 100 KHz of standard mode or 400 KHz of the fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

## 3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and two UARTs with operating speed up to 10.5 Mbit/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1, USART2, USART5) and UART (UART3, UART4) are used to transfer data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator



which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

#### 3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with SPI1 and SPI2
- Support either master or slave mode Audio
- Sampling frequencies from 8 KHz up to 192 KHz are supported

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32F405xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequencies from 8 KHz to 192 KHz is supported.

## 3.16. Universal serial bus full-speed interface (USBFS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal 48 MHz oscillator support crystal-less operation
- Internal main PLL for USB CLK compliantly
- Internal USBFS PHY support

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers. Transaction formatting is performed by the hardware, including CRC generation and checking. It supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. The required precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use an HXTAL crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode that allows crystal-less operation.

## 3.17. Universal serial bus high-speed interface (USBHS)

- One USB device/host/OTG high-speed Interface with frequency up to 480 Mbit/s
- An external PHY device connected to the ULPI is required when using in HS mode

USBHS supports both host and device modes, as well as OTG mode with Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The controller provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. For full-speed or low-speed operation, no more external PHY chip is needed. It supports all the four



types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

#### 3.18. Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for CAN CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

## 3.19. Secure digital input and output card interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

## 3.20. Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RGB
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation.

## 3.21. Debug mode

Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug



port that enables either a serial wire debug or a JTAG probe to be connected to the target.

## 3.22. Package and operation temperature

- BGA100 (GDF405VxH), LQFP144 (GD32F405Zx), LQFP100 (GD32F405Vx) and LQFP64 (GD32F405Rx)
- Operation temperature range: -40°C to +85°C (industrial level)



## 4. Electrical characteristics

## 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V <sub>DD</sub>	External voltage range <sup>(2)</sup>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.6	V
V <sub>BAT</sub>	External battery supply voltage	Vss - 0.3	Vss + 3.6	V
Vivi	Input voltage on 5V tolerant pin <sup>(3)</sup>	Vss - 0.3	V <sub>DD</sub> + 3.6	V
Vin	Input voltage on other I/O	V <sub>SS</sub> - 0.3	3.6	V
ΔV <sub>DDX</sub>	Variations between different VDD power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	25	mA
TA	Operating temperature range	-40	+85	°C
	Power dissipation at T <sub>A</sub> = 85°C of LQFP144	_	820	
	Power dissipation at T <sub>A</sub> = 85°C of BGA100	_	511	mW
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85°C of LQFP100	_	697	IIIVV
	Power dissipation at T <sub>A</sub> = 85°C of LQFP64	_	772	
Tstg	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

<sup>(1)</sup> Guaranteed by design, not tested in production.

## 4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DD}$	Supply voltage		2.6	3.3	3.6	٧
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.6	3.3	3.6	٧
V <sub>BAT</sub>	Battery supply voltage	_	1.8 <sup>(2)</sup>	_	3.6	٧

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> All main power and ground pins should be connected to an external power source within the allowable range.

<sup>(3)</sup> V<sub>IN</sub> maximum value cannot exceed 5.5 V.

<sup>(4)</sup> It is recommended that  $V_{DD}$  and  $V_{DDA}$  are powered by the same source. The maximum difference between  $V_{DD}$  and  $V_{DDA}$  does not exceed 300 mV during power-up and operation.

<sup>(2)</sup> In the application which V<sub>BAT</sub> supply the backup domains, if the V<sub>BAT</sub> voltage drops below the minimum value, when V<sub>DD</sub> is powered on again, it is necessary to refresh the registers of backup domains and enable LXTAL again.






Figure 4-1. Recommended power supply decoupling capacitors(1)(2)

- The VREFP and VREFN pins are only available on no less than 100-pin packages, or else the VREFP and VREFN pins are not available and internally connected to VDDA and VSSA pins. More details refer to AN056 GD32F4xx Hardware Development Guide.
- All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency(1)

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	AHB clock frequency	_		168	MHz
f <sub>APB1</sub>	APB1 clock frequency	_	_	42	MHz
f <sub>APB2</sub>	APB2 clock frequency	_	_	84	MHz

Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up / Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	V <sub>DD</sub> rise time rate		0	8	us/ V
t∨DD	V <sub>DD</sub> fall time rate	<del>_</del>	20	8	μs/ v

Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start-up time	Clock source from HXTAL	143	mo
Istart-up	Start-up time	Clock source from IRC16M	143	ms

- (1) Based on characterization, not tested in production.
- (2) After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3) PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t <sub>Sleep</sub>	Wakeup from Sleep mode	1.5	
	Wakeup from Deep-sleep mode(LDO On)	3.3	
t <sub>Deep-sleep</sub>	Wakeup from Deep-sleep mode	2.2	μs
	(LDO in low power mode)	3.3	
tStandby	Wakeup from Standby mode	143	ms

<sup>(1)</sup> Based on characterization, not tested in production.

## 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)(6)

Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 168 MHz, All peripherals enabled	_	83.00	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 168 MHz, All peripherals disabled	_	50.90	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals enabled	_	60.74	_	mA
	Supply current (Run mode)	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 120 MHz, All peripherals disabled	_	37.34	ı	mA
I <sub>DD</sub> +I <sub>DDA</sub>		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals enabled	_	55.36		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 108 MHz, All peripherals disabled	_	34.76	_	mA
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, HXTAL = 25 MHz, System clock = 90 MHz, All peripherals enabled	_	46.22	ı	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 90 MHz, All peripherals disabled		29.52	ı	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$ System clock = 60 MHz, All peripherals enabled	_	31.98		mA

<sup>(2)</sup> The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions:  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , IRC16M = System clock = 16 MHz.



	_			_ (1)			
Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit	
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System clock = 60 MHz, All peripherals	_	20.64	_	mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System clock = 30 MHz, All peripherals		18.06		mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System clock = 30 MHz, All peripherals	_	12.16	_	mA	
		disabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 25 MHz, All peripherals	_	14.4	_	mA	
		enabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 25 MHz, All peripherals	_	9.48	_	mA	
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$					
		System clock = 16 MHz, All peripherals	_	10.1	_	mA	
		enabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 16 MHz, All peripherals	_	6.96	_	mA	
		disabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 8 MHz, All peripherals	_	6.38	_	mA	
		enabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 8 MHz, All peripherals	_	4.78	_	mA	
		disabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 4 MHz, All peripherals	_	4.28	_	mA	
		enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$					
		System clock = 4 MHz, All peripherals	_	3.5	_	mA	
		disabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 2 MHz, All peripherals	_	3.4	_	mA	
		enabled					
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,					
		System clock = 2 MHz, All peripherals	_	2.99	_	mA	
		disabled					
	Complete	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				_	
	Supply current	System clock = 168 MHz, CPU clock off,	_	56.00	_	mA	
	(Sleep mode)	All peripherals enabled					



Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
Symbol	Farameter		IVIIII	тур	IVIAX	Offic
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		04.0		A
		System clock = 168 MHz, CPU clock off,	_	24.3	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$		44.04		^
		System clock = 120 MHz, CPU clock off,	_	41.64	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 120 MHz, CPU clock off,	_	18.72	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 108 MHz, CPU clock off,	_	38.58	_	mA
		All peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 108 MHz, CPU clock off,	_	17.96	_	mA
		All peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 90 MHz, CPU clock off, All	_	31.94	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 90 MHz, CPU clock off, All	_	14.94	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, CPU clock off, All	_	22.48	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 60 MHz, CPU clock off, All	_	11.16	_	mΑ
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	13.34	_	mΑ
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 30 MHz, CPU clock off, All	_	7.58	_	mΑ
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, CPU clock off, All	_	10.52	_	mΑ
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 25 MHz, CPU clock off, All	_	5.7	_	mA
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16				
		MHz,System clock = 16 MHz, CPU clock	_	7.58	_	mA
		off, All peripherals enabled				
1		oir, Aii peripherais enabled				



Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
_		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 16 MHz, CPU clock off, All	_	4.54	_	mA
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 8 MHz, CPU clock off, All	_	5.18	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 8 MHz, CPU clock off, All	_	3.58		mA
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 4 MHz, CPU clock off, All	_	3.78	_	mA
		peripherals enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 4 MHz, CPU clock off, All	_	3		mA
		peripherals disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, IRC16M} = 16 \text{ MHz,}$				
		System clock = 2 MHz, CPU clock off, All	_	3.14	_	mA
		peripherals enabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, IRC16M = 16 MHz,				
		System clock = 2 MHz, CPU clock off, All	_	2.74	_	mA
		peripherals disabled				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power				
		and normal driver mode, IRC32K off, RTC	_	1.21	11	mA
		off				
	Supply current	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LDO in normal power				
	(Deep-Sleep	and low driver mode, RTC off	_	1.18	11	mA
	mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
	111000)	normal driver mode, IRC32K off, RTC off	_	0.83	11	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LDO in low power and}$				
		low driver mode, IRC32K off, RTC off	_	8.0	11	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$	_	6.84	16.5	μΑ
		RTC on SRAM ON				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC32K on,		6.5	16 E	
		RTC off SRAM ON	_	0.5	16.5	μA
	Supply surrout	\\ \\ 2 2 \\   \\\\\\\\\\\\\\\\\				
	Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$	_	5.92	16.5	μΑ
	(Standby mode)	RTC off SRAM ON				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K on,}$		5.22	16.5	11.0
		RTC on SRAM OFF	_	J.22	10.5	μA
		\\\\\\\\				
		V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V, LXTAL off, IRC32K on,	_	4.87	16.5	μΑ
		RTC off SRAM OFF				



Symbol	Parameter	Conditions	Min	Typ <sup>(1)</sup>	Max	Unit
-		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC32K off,}$ RTC off SRAM OFF	_	4.3	16.5	μА
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.84	_	μΑ
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.46	_	μΑ
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM ON	_	3.26	_	μА
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.99	_	μА
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving SRAM OFF	_	1.82	_	μΑ
	Battery supply current (Backup mode)	V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL High driving, SRAM OFF		1.52		μА
I <sub>BAT</sub>		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON		3.2	_	μΑ
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON		2.9		μΑ
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM ON	_	2.65	_	μА
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	ı	1.36		μА
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	l	1.25	ı	μА
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT}$ = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low driving, SRAM OFF	_	0.91	_	μΑ
		V <sub>DD</sub> off, V <sub>DDA</sub> off, V <sub>BAT</sub> = 3.6 V, LXTAL off with external crystal, RTC off, SRAM ON	_	1.98	_	μA
		$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.3$ V, LXTAL off with external crystal, RTC off, SRAM ON	_	1.82	_	μA



Sy	/mbol	bol Parameter Conditions		Min	Typ <sup>(1)</sup>	Max	Unit
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 2.6$ V, LXTAL off	_	1.75	_	μA
			with external crystal, RTC off, SRAM ON		0		P 1
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.6 \text{ V}$ , LXTAL off	_	0.13	_	μA
			with external crystal, RTC off, SRAM OFF		0.10		μ, τ
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 3.3 \ V,$ LXTAL off	_	0.04	_	μA
			with external crystal, RTC off, SRAM OFF		0.01		μ, τ
			$V_{DD}$ off, $V_{DDA}$ off, $V_{BAT} = 2.6$ V, LXTAL off		0	_	μA
			with external crystal, RTC off, SRAM OFF				μ, ,

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for  $T_A = 25$  °C and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC16M, or IRC32K are ON, an additional power consumption should be considered.
- (6) All GPIOs are configured as analog mode except standby mode.

Figure 4-2. Typical supply current consumption in Run mode






Figure 4-3. Typical supply current consumption in Sleep mode




Table 4-8. Peripheral current consumption characteristics<sup>(1)</sup>

Peripherials <sup>(5)</sup>		Typical consumption at $T_A = 25$ °C (TYP)	Unit
	USB_ULPI + USB_HS	3.78	
	DMA1	2.79	
	DMA0	2.82	
	TCMSRAM	0.87	
	BKPSRAM	0.77	
	CRC	0.38	
	GPIOA	0.48	
AHB1	GPIOB	0.50	
	GPIOC	0.48	
	GPIOD	0.49	mA
	GPIOE	0.51	
	GPIOF	0.50	
	GPIOG	0.50	
	GPIOH	0.50	
	GPIOI	0.48	
	USB_FS	2.80	
AHB2	TRNG	0.85	
	DCI	1.05	
AHB3	DAC1+DAC2 <sup>(2)</sup>	4.49	





		ODOZI TOOM Dalasi
	PMU	0.25
	CAN1	0.22
	CAN0	0.25
	I2C2	0.13
	I2C1	0.14
	I2C0	0.15
	UART4	0.11
	UART3	0.08
	USART2	0.16
	USART1	0.14
	SPI2/I2S2 <sup>(3)</sup>	0.05/0.10
APB1	SPI1/I2S1 <sup>(3)</sup>	0.05/0.13
	WWDG	0.77
	TIMER13	0.77
	TIMER12	0.85
	TIMER11	0.86
	TIMER6	0.66
	TIMER5	0.65
	TIMER4	1.05
	TIMER3	0.97
	TIMER2	0.96
	TIMER1	1.04
	SPI5	0.03
	SPI4	0.03
	TIMER10	0.54
	TIMER9	0.53
	TIMER8	0.58
	SYSCFG	0.02
	SPI3	0.05
	SPI0	0.76
APB2	SDIO	1.26
	ADC2 <sup>(4)</sup>	1.06
	ADC1 <sup>(4)</sup>	1.08
	ADC0 <sup>(4)</sup>	1.41
	USART5	0.98
	USART0	0.89
	TIMER7	1.87
	TIMER7	1.84
	IREF	0.36
ADDAPB1	CTC	0.78

<sup>(1)</sup> Based on characterization, not tested in production.

- (2) DEN0 and DEN1 bits in the DAC\_CTL register are set to 1, and the converted value set to 0x800.
- (3) Enable SPIx CLKEN, I2SSEL bit and I2SEN bit set to 1 in SPI\_I2SCTL.



- (4) System clock =  $f_{HCLK}$  = 168 MHz,  $f_{APB1}$  =  $f_{HCLK}/4$ ,  $f_{APB2}$  =  $f_{HCLK}/2$ ,  $f_{ADCCLK}$  =  $f_{APB2}/4$ , ADON bit is set to 1.
- (5) If there is no other description, then  $V_{DD} = V_{DDA} = 3.3 \text{ V}$ , HXTAL = 25 MHz, system clock =  $f_{HCLK} = 168 \text{ MHz}$ ,  $f_{APB1} = f_{HCLK}/4$ ,  $f_{APB2} = f_{HCLK}/2$ .

#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-9. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pine to	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C	
VESD	Voltage applied to all device pins to LQFP144, f <sub>HCLK</sub> = 168 MHz		ЗА
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C	
V <sub>FTB</sub>	induce a functional disturbance through	LQFP144, f <sub>HCLK</sub> = 168 MHz	ЗА
	100 pF on VDD and VSS pins	conforms to IEC 61000-4-4	

<sup>(1)</sup> Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-10. EMI characteristics</u>(1), The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.

Table 4-10. EMI characteristics(1)

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [fhxtal/fhclk] 25/168 MHz	Unit
		V <sub>DD</sub> = 3.6 V, T <sub>A</sub> = +25 °C,	0.15 MHz to 30 MHz	-1.44	
Semi	Peak level	LQFP100, f <sub>HCLK</sub> = 168	30 MHz to 130 MHz	3.05	dΒμV
		MHz, conforms to SAE	130 MHz to 1 GHz	14.06	p
		J1752-3:2017	130 MINZ TO 1 GHZ	14.86	

<sup>(1)</sup> Based on characterization, not tested in production.

## 4.5. Power supply supervisor characteristics

Table 4-11. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>LVD</sub> <sup>(1)</sup>	Detector level selection	LVDT<2:0> = 000(rising edge)		2.15		
		LVDT<2:0> = 000(falling edge)	ı	2.04		V
		LVDT<2:0> = 001(rising edge)	_	2.28	_	



# GD32F405xx Datasheet


Complete at	Denomination	Canditiana	NA:	T	Marr	l les!t
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 001(falling edge)	_	2.17	_	
		LVDT<2:0> = 010(rising edge)		2.43		
		LVDT<2:0> = 010(falling edge)	_	2.31	_	
		LVDT<2:0> = 011(rising edge)	_	2.56	_	
		LVDT<2:0> = 011(falling edge)	_	2.45	_	
		LVDT<2:0> = 100(rising edge)	_	2.7	_	
		LVDT<2:0> = 100(falling edge)	_	2.59	_	
		LVDT<2:0> = 101(rising edge)		2.84	_	
		LVDT<2:0> = 101(falling edge)		2.73	_	
		LVDT<2:0> = 110(rising edge)		2.98	_	
		LVDT<2:0> = 110(falling edge)	_	2.87	_	
		LVDT<2:0> = 111(rising edge)	_	3.12	_	
		LVDT<2:0> = 111(falling edge)	_	3.01	_	
V <sub>LVDhyst</sub> <sup>(2)</sup>	LVD hystersis	_	_	100	_	mV
V <sub>POR</sub> <sup>(1)</sup>	Power on reset threshold	_		2.40	_	V
V <sub>PDR</sub> <sup>(1)</sup>	Power down reset threshold	_	_	1.80	_	V
V <sub>PDRhyst</sub> <sup>(2)</sup>	PDR hysteresis	_	_	600	_	mV
V (2)	Drawn and lavel 2 threads ald	Falling edge	_	2.79	_	V
V <sub>BOR3</sub> <sup>(2)</sup>	Brownout level 3 threshold	Rising edge	_	2.88	_	V
V (2)	Drawn and lavel 2 threads ald	Falling edge	_	2.49	_	V
V <sub>BOR2</sub> <sup>(2)</sup>	Brownout level 2 threshold	Rising edge	_	2.58	_	V
V (2)	Drawn and law-14 theres.	Falling edge	_	2.19	_	V
V <sub>BOR1</sub> <sup>(2)</sup>	Brownout level 1 threshold	Rising edge	_	2.29	_	V
V <sub>BORhyst</sub> <sup>(2)</sup>	BOR hysteresis	_	_	100	_	mV
t <sub>RSTTEMPO</sub> (2)	Reset temporization	_	_	2	_	ms

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.



Figure 4-4. Recommended PDR\_ON pin circuit



- (1) The PDR supervisor can be enabled/disabled through PDR\_ON pin.
- (2) When PDR\_ON pin is connected to VSS (Internal Reset OFF), the VBAT functionality is no more available and VBAT pin should be connected to VDD.

### 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-12. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Electrostatic discharge T <sub>A</sub> =25 °C;				7000	V
VESD(HBM)	voltage (human body model)	JS-001-2014	_	_	7000	<b>V</b>
V	Electrostatic discharge	T <sub>A</sub> =25 °C;			900	W
VESD(CDM)	voltage (charge device model)	JS-002-2014		_	800	V

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-13. Static latch-up characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LU	I-test	T <sub>A</sub> =25 °C; JESD78 -	_	_	±200	mA
LO	V <sub>supply</sub> over voltage			_	5.4	٧

<sup>(1)</sup> Based on characterization, not tested in production.

#### 4.7. External clock characteristics

Table 4-14. High speed external clock (HXTAL) generated from a crystal/ceramic



#### characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub> <sup>(1)</sup>	Crystal or ceramic frequency	$2.6 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	4	8	32	MHz
R <sub>F</sub> <sup>(2)</sup>	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
	Recommended matching					
CHXTAL <sup>(2) (3)</sup>	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy <sub>(HXTAL)</sub> <sup>(2)</sup>	Crystal or ceramic duty cycle	_	30	50	70	%
g <sub>m</sub> <sup>(2)</sup>	Oscillator transconductance	Startup		25	_	mA/V
I==(1)	Crystal or ceramic operating	$V_{DD}$ = 3.3 V, $f_{HCLK}$ =		1		m Λ
IDDHXTAL <sup>(1)</sup>	current	$f_{IRC16M} = 16 \text{ MHz}$	_	'	_	mA
ta(1)	Crystal or coromic startup time	$V_{DD}$ = 3.3 V, $f_{HCLK}$ =		1.8		ma
tsuhxtal <sup>(1)</sup>	Crystal or ceramic startup time	$f_{IRC16M} = 16 \text{ MHz}$		1.0		ms

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3)  $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} C_S)$ , For  $C_{HXTAL1}$  and  $C_{HXTAL2}$ , it is recommended matching capacitance on OSCIN and OSCOUT. For  $C_{LOAD}$ , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For  $C_S$ , it is PCB and MCU pin stray capacitance.

Table 4-15. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL_ext</sub> (1)	External clock source or oscillator	2.6 V ≤V <sub>DD</sub> ≤ 3.6	1		50	MHz
THX TAL_ext\	frequency	V	'	_	50	IVITZ
VHXTALH <sup>(2)</sup>	OSCIN input pin high level		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	voltage	voltage V <sub>DD</sub> = 3.3 V		_	VDD	V
V <sub>HXTALL</sub> <sup>(2)</sup>	OSCIN input pin low level voltage		Vss	_	0.3 V <sub>DD</sub>	V
t <sub>H/L(HXTAL)</sub> (2)	OSCIN high or low time	_	5	_	_	ns
t <sub>R/F(HXTAL)</sub> (2)	OSCIN rise or fall time	_	_	_	10	ns
C <sub>IN</sub> <sup>(2)</sup>	OSCIN input capacitance			5	_	pF
Ducy <sub>(HXTAL)</sub> (2)	Duty cycle	_	40	_	60	%

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-16. Low speed external clock (LXTAL) generated from a crystal/ceramic

<sup>(2)</sup> Guaranteed by design, not tested in production.



#### characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£ (1)	Crystal or ceramic	V 22V		00.700		1.11=
f <sub>LXTAL</sub> <sup>(1)</sup>	frequency	V <sub>DD</sub> = 3.3 V	_	32.768		kHz
	Recommended					
C <sub>LXTAL</sub> <sup>(2) (3)</sup>	matching capacitance			15		nE
GLXIAL (717)	on OSC32IN and	_	_	15	_	pF
	OSC32OUT					
Ducy <sub>(LXTAL)</sub> <sup>(2)</sup>	Crystal or ceramic duty		20		70	%
Ducy(LXTAL)(2)	cycle	_	30	_		%
a. (2)	Oscillator	Medium low driving capability	_	6	_	۸ /\ /
g <sub>m</sub> <sup>(2)</sup>	transconductance	Higher driving capability	_	18		μA/V
(1)	Crystal or ceramic	LXTALDRI[1:0]= 01	_	0.9	_	
I <sub>DDLXTAL</sub> <sup>(1)</sup>	operating current	LXTALDRI[1:0]= 11		1.5	_	μA
1 (1)(4)	Crystal or ceramic			4.0	_	
tsulxtal <sup>(1) (4)</sup>	startup time	_	_	1.8		S

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) C<sub>LXTAL1</sub> = C<sub>LXTAL2</sub> = 2\*(C<sub>LOAD</sub> C<sub>S</sub>), For C<sub>LXTAL1</sub> and C<sub>LXTAL2</sub>, it is recommended matching capacitance on OSC32IN and OSC32OUT. For C<sub>LOAD</sub>, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C<sub>S</sub>, it is PCB and MCU pin stray capacitance.
- (4) tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-17. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LXTAL_ext</sub> <sup>(1)</sup>	External clock source or oscillator frequency	V <sub>DD</sub> = 3.3 V	_	32.768	1000	kHz
V <sub>LXTALH</sub> <sup>(2)</sup>	OSC32IN input pin high level voltage	_	0.7 V <sub>DD</sub>	_	$V_{DD}$	V
V <sub>LXTALL</sub> <sup>(2)</sup>	OSC32IN input pin low level voltage	_	Vss	_	$0.3\ V_{DD}$	V
t <sub>H/L(LXTAL)</sub> (2)	OSC32IN high or low time	_	450	_	_	
t <sub>R/F(LXTAL)</sub> (2)	OSC32IN rise or fall time		_	_	50	ns
C <sub>IN</sub> <sup>(2)</sup>	OSC32IN input capacitance	_	_	5		pF
Ducy <sub>(LXTAL)</sub> (2)	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



### 4.8. Internal clock characteristics

Table 4-18. High speed internal clock (IRC16M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
firc16M	Oscillator (IRC16M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	16	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-4.0		+5.0	%
		$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}^{(1)}$	-4.0		+5.0	/0
	IRC16M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 V$	2.0		. 2 0	%
	accuracy, Factory-trimmed	$T_A = 0  ^{\circ}C \sim +85  ^{\circ}C^{(1)}$	-2.0		+2.0	%
ACCIRC16M		$V_{DD} = V_{DDA} = 3.3 \text{ V, } T_A =$	1.0		.10	%
		25 °C	-1.0		+1.0	%
	IRC16M oscillator Frequency					
	accuracy, User trimming step	<del>_</del>	_	0.5	_	%
D. (2)			45	<b>F</b> 0		0/
Ducy <sub>IRC16M</sub> <sup>(2)</sup>	IRC16M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
I <sub>DDAIRC16M</sub> <sup>(1)</sup>	IRC16M oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	_	66	80	μA
IDDAIRC16M' /	current	fhclk = fhxtal_pll = 168 MHz		0	0	μ, ,
tsuirc16M <sup>(1)</sup>	IRC16M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		— 2.5	4	110
ISUIRC16M(*)	time	f <sub>HCLK</sub> = f <sub>HXTAL_PLL</sub> = 168 MHz				μs

<sup>(1)</sup> Based on characterization, not tested in production.

Table 4-19. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IRC48M</sub>	High Speed Internal Oscillator (IRC48M)	V <sub>DD</sub> = 3.3 V		48	_	MHz
	frequency	., ., ., ., ., .,				
ACC <sub>IRC48M</sub>	IRC48M oscillator Frequency accuracy, Factory-trimmed  IRC48M oscillator Frequency accuracy, User trimming step	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0	-	+5.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C } \sim +85 \text{ °C }^{(1)}$	-3.0	l	+3.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 25 \text{ °C}$	-2.0	_	+2.0	%
		_	_	0.12	_	%
Ducy <sub>IRC48M</sub> (2)	IRC48M oscillator duty cycle	V <sub>DD</sub> = V <sub>DDA</sub> = 3.3 V	45	50	55	%
I <sub>DDAIRC48M</sub> <sup>(1)</sup>	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL\_PLL} = 168 \text{ MHz}$		240	300	μΑ
tsuirc48M <sup>(1)</sup>	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL\_PLL} = 168 \text{ MHz}$	_	2.5	4	μs

<sup>(2)</sup> Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-20. Low speed internal clock (IRC32K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>IRC32K</sub> <sup>(1)</sup>	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$ ,		32		kHz
	(IRC32K) frequency	$T_A = -40  ^{\circ}\text{C} \sim +85  ^{\circ}\text{C}$		32		KIZ
I <sub>DDIRC32K</sub> <sup>(2)</sup>	IRC32K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		0.4	0.6	μA
IDDIRC32K\-/	current	f <sub>HCLK</sub> = f <sub>HXTAL_PLL</sub> = 168 MHz,		0.4	0.6	
tsuirc32K <sup>(2)</sup>	IRC32K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V, } f_{HCLK} =$		440	150	- 2
	time	f <sub>HXTAL_PLL</sub> = 168 MHz,		110		μs

- (1) Guaranteed by design, not tested in production.
- (2) Based on characterization, not tested in production.

## 4.9. PLL characteristics

Table 4-21. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> (1)	PLL input clock frequency	_	1	_	4	MHz
f <sub>PLLOUT</sub> <sup>(2)</sup>	PLL output clock frequency	_	100	_	500	MHz
f <sub>VCO</sub> <sup>(2)</sup>	PLL VCO output clock frequency	_	32	_	344	MHz
(2)	DI I la alt tima	VCO freq = 100 MHz	_	80	168	
t <sub>LOCK</sub> <sup>(2)</sup>	PLL lock time VCO freq = 9	VCO freq = 500 MHz	_	100	300	μs
I <sub>DDA</sub> <sup>(1)(3)</sup>	Current consumption on V <sub>DDA</sub>	VCO freq = 500 MHz	_	1100	_	μA
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter <sub>PLL</sub>	Cycle to cycle Jitter  (peak to peak)	System clock	_	400	_	ps

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f<sub>PLLOUT</sub> = 168 MHz.
- (4) Value given with main PLL running.



Table 4-22. PLLI2S characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLLI2S input clock		1		4	MHz
IPLLIN' /	frequency		'		4	IVII IZ
f <sub>PLLOUT</sub> <sup>(2)</sup>	PLLI2S output clock	_	100		500	MHz
IPLLOUTY /	frequency		100		500	IVII IZ
f <sub>VCO</sub> <sup>(2)</sup>	PLLI2S VCO output clock	_	32		344	MHz
IVCO(2)	frequency		32		344	IVITZ
t <sub>LOCK</sub> (2)	PLLI2S lock time	VCO freq = 100 MHz	_	80	168	110
·LOCK'-/	PLLIZS IOCK UITIE	VCO freq = 500 MHz	_	100	300	μs
I <sub>DDA</sub> <sup>(1)(3)</sup>	Current consumption on	VCO frog = 500 MU=		1100		
IDDA	$V_{DDA}$	VCO freq = 500 MHz	_	1100		μΑ
	Cycle to cycle Jitter(rms)		_	40	_	
Jitter <sub>PLL</sub>	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)		_	400	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) System clock = IRC16M = 16 MHz, PLL clock source = IRC16M/2 = 8 MHz, f<sub>PLLOUT</sub> = 168 MHz.
- (4) Value given with main PLLI2S running.

**Table 4-23. PLLSAI characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub> <sup>(1)</sup>	PLLSAI input clock		1		4	MHz
IPLLIN' /	frequency	_	'		4	IVII IZ
f <sub>PLLOUT</sub> <sup>(2)</sup>	PLLSAI output clock		100		500	MHz
IPLLOUI\'/	frequency	_	100		500	IVII IZ
f <sub>VCO</sub> <sup>(2)</sup>	PLLSAI VCO output clock		32		344	MHz
IVCO(=)	frequency	_	32		344	IVIITZ
t, ock <sup>(2)</sup>	PLLSAI lock time	VCO freq = 100 MHz	_	80	168	
·LOCK'-/	PLLSAI lock tille	VCO freq = 500 MHz	_	100	300	μs
I <sub>DDA</sub> <sup>(1)(3)</sup>	Current consumption on	VCO frog = 500 MUz		1100		
IDDA	$V_{DDA}$	VCO freq = 500 MHz	_	1100		μΑ
	Cycle to cycle Jitter(rms)		_	40	_	
JitterPLL	Cycle to cycle Jitter	System clock		400		ps
	(peak to peak)			400	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- $(3) \qquad \text{System clock} = \text{IRC16M} = \text{16 MHz}, \, \text{PLL clock source} = \text{IRC16M/2} = \text{8 MHz}, \, f_{\text{PLLOUT}} = \text{168 MHz}.$
- (4) Value given with main PLLSAI running.

Table 4-24. PLL spread spectrum clock generation (SSCG) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>mod</sub>	Modulation frequency		_	_	10	KHz
mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 <sup>15</sup> -1	
MODSTEP	_	_		_	210-1	_



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

**Equation 1**: SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$ 

MODSTEP = round(mdamp \* PLLN \* 2<sup>14</sup>/(MODCNT \* 100))

The formula above (Equation 1) is SSCG configuration equation.

## 4.10. Memory characteristics

Table 4-25. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles before		100	_	_	kcycles
	failure (Endurance)	T <sub>A</sub> = -40 °C ~ +85 °C				
	Read time at code flash area			1	_	hallea
t <sub>READ</sub>	Read time at data flash area	area 5	52	_	4172	hclks
t <sub>RET</sub>	Data retention time			20	1	years
tprog	Word programming time	T <sub>A</sub> = -40°C ~ +85 °C		37.5	180	μs
terase16kB	Sector(16kB) erase time			200	2000	
t <sub>ERASE64kB</sub>	Sector(64kB) erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	300	4000	ms
terase128kB	Sector(128kB) erase time			600	8000	
tmerase(512K)	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	2.4	32	s
t <sub>MERASE(1MB)</sub>	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	4.8	64	s
t <sub>MERASE(2MB)</sub>	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C	_	9.6	128	s
t <sub>MERASE(3MB)</sub>	Mass erase time	T <sub>A</sub> = -40°C ~ +85 °C		14.4	192	S

<sup>(1)</sup> Guaranteed by design and/or characterization, not 100% tested in production.

## 4.11. NRST pin characteristics

Table 4-26. NRST pin characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-0.3		$0.3~V_{DD}$	
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 2.6 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis			360	1	mV
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis		_	420	1	mV
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage		-0.3	_	0.3 V <sub>DD</sub>	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.6 \text{ V}$	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
V <sub>hyst</sub> <sup>(1)</sup>	Schmidt trigger Voltage hysteresis		_	440		mV
R <sub>pu</sub> <sup>(2)</sup>	Pull-up equivalent resistor	_	_	40	_	kΩ

<sup>(1)</sup> Based on characterization, not tested in production.

<sup>(2)</sup> Guaranteed by design, not tested in production.



Figure 4-5. Recommended external NRST pin circuit<sup>(1)</sup>



(1) Unless the voltage on NRST pin go below  $V_{\text{IL}(NRST)}$  level, the device would not generate a reliable reset.

### 4.12. **GPIO** characteristics

Table 4-27. I/O port DC characteristics<sup>(1)(3)</sup>

Symbol	Parame	ter	Conditions	Min	Тур	Max	Unit	
M	Standard IO Low voltag	•	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$		_	0.3 V <sub>DD</sub>	<b>V</b>	
VıL	5V-tolerant IO input volt		$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	_	_	0.3 V <sub>DD</sub>	V	
V	Standard IO Finput volt	•	2.6 V ≤V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V	0.7 V <sub>DD</sub>	_	_	V	
Vін	5V-tolerant IO input volt	_	2.6 V ≤V <sub>DD</sub> = V <sub>DDA</sub> ≤ 3.6 V	0.7 V <sub>DD</sub>	_	_	V	
	Low level output	voltage for	V <sub>DD</sub> = 2.6 V	_	_	0.2		
$V_{OL}$	an IO Pin		V <sub>DD</sub> = 3.3 V		_	0.2	V	
	(I <sub>IO</sub> = +8	mA)	V <sub>DD</sub> = 3.6 V		_	0.2		
	Low level output	voltage for	$V_{DD} = 2.6 \text{ V}$	—	_	0.46		
$V_{OL}$	an IO Pin		$V_{DD} = 3.3 \text{ V}$	—	_	0.40	V	
	(I <sub>IO</sub> = +20	mA)	$V_{DD} = 3.6 \text{ V}$	—	_	0.40		
	High level outp	ut voltage	V <sub>DD</sub> = 2.6 V	2.38	_			
Vон	for an IO	Pin	V <sub>DD</sub> = 3.3 V	3.1	_		V	
	(I <sub>IO</sub> = +8	mA)	V <sub>DD</sub> = 3.6 V	3.4	_			
	High level outp	ut voltage	V <sub>DD</sub> = 2.6 V	2.05	_			
Vон	for an IO	Pin	$V_{DD} = 3.3 \text{ V}$	2.84	_	_	V	
	(I <sub>IO</sub> = +20	mA)	V <sub>DD</sub> = 3.6 V	3.12	_			
R <sub>PU</sub> <sup>(2)</sup>	Internal pull-up	All pins	$V_{IN} = V_{SS}$	30	40	50	kΩ	
KPU' /	resistor	PA10	_	7.5	10	13.5	L/77	
R <sub>PD</sub> <sup>(2)</sup>	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ	
<b>L</b> AD, 1	down resistor	PA10	_	7.5	10	13.5	L/77	




- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) All pins except PC13 / PC14 / PC15 / PI8. Since PC13 to PC15 and PI8 are supplied through the Power Switch, which can only be obtained by a small current( typical source capability:3mA shared between these IOs, but sink capability is same as other IO), the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).

Table 4-28. I/O port AC characteristics(1)(2)

GPIOx_OSPD[1:0] bit value <sup>(3)</sup>	Parameter	Conditions	Max	Unit
CDIOX OSDDO > OSDDVI1:01 - 00	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	30	
GPIOx_OSPD0->OSPDy[1:0] = 00 (IO_Speed = 2 MHz)	frequency <sup>(4)</sup>	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	25	MHz
(IO_Speed = 2 IVII IZ)	irequericy. 7	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	15	
CDIOx OSDDO > OSDDy(1:0) = 01	Maximum	2.6 ≤V <sub>DD</sub> ≤ 3.6 V, C <sub>L</sub> = 10 pF	95	
GPIOx_OSPD0->OSPDy[1:0] = 01 (IO_Speed = 25 MHz)	frequency <sup>(4)</sup>	2.6 ≤V <sub>DD</sub> ≤ 3.6 V, C <sub>L</sub> = 30 pF	80	MHz
(10_Speed = 23 Wil 12)		2.6 ≤V <sub>DD</sub> ≤ 3.6 V, C <sub>L</sub> = 50 pF	50	
GPIOx_OSPD0->OSPDy[1:0] = 10	Maximum	2.6 ≤V <sub>DD</sub> ≤ 3.6 V, C <sub>L</sub> = 10 pF	160	
(IO_Speed = 50 MHz)	frequency <sup>(4)</sup>	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	125	MHz
(10_Speed = 30 Wi 12)	irequericy.	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	90	
GPIOV OSPDO-SOSPOVI1:01 - 11	Maximum	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 10 \text{ pF}$	200	
(IO_Speed = 200 MHz)	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 30 \text{ pF}$	170	MHz
(10_opeed = 200 WH IZ)	печиенсу	$2.6 \le V_{DD} \le 3.6 \text{ V}, C_L = 50 \text{ pF}$	130	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for T<sub>A</sub> = 25 °C.
- (3) The I/O speed is configured using the GPIOx\_OSPD ->OSPDy[1:0] bits. Refer to the GD32F4xx user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in Figure 4-6, and maximum frequency cannot exceed 168 MHz.

Figure 4-6. I/O port AC characteristics definition





### 4.13. ADC characteristics

Table 4-29. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	2.6	3.3	3.6	V
V <sub>IN</sub> <sup>(1)</sup>	ADC input voltage range	_	0	_	$V_{REFP}$	V
V <sub>REFP</sub> <sup>(2)</sup>	Positive Reference Voltage	<del>_</del>	2.6	_	$V_{\text{DDA}}$	V
V <sub>REFN</sub> <sup>(2)</sup>	Negative Reference Voltage	_	_	Vssa		V
f <sub>ADC</sub> <sup>(1)</sup>	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.6	
f <sub>S</sub> <sup>(1)</sup>	Compling rate	10-bit	0.008	_	3.1	MS
IS.,	Sampling rate	8-bit	0.01	_	3.6	PS
		6-bit	0.011	_	4.4	
V <sub>AIN</sub> <sup>(1)</sup>	Analog input voltage	16 external;3 internal	0	_	$V_{DDA}$	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <b>Equation 2</b>	_	_	52.1	kΩ
R <sub>ADC</sub> <sup>(2)</sup>	Input sampling switch resistance	_	_	_	0.55	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Input sampling capacitance	No pin/pad capacitance included	_	_	5.5	pF
t <sub>CAL</sub> <sup>(2)</sup>	Calibration time	f <sub>ADC</sub> = 40 MHz	_	3.275	_	μs
t <sub>s</sub> (2)	Sampling time	f <sub>ADC</sub> = 40 MHz	0.075	_	12	μs
		12-bit	_	15	_	
t <sub>CONV</sub> (2)	Total conversion time (including	10-bit	_	13	_	1/
(CONV'-)	sampling time)	8-bit	_	11	_	fadc
		6-bit	_	9	_	
t <sub>SU</sub> (2)	Startup time	_	_	_	1	μs

<sup>(1)</sup> Based on characterization, not tested in production.

$$\textit{Equation 2} : \mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \quad R_{\mathsf{AIN}} < \frac{r_{\mathsf{s}}}{f_{\mathsf{ADC}} * \mathsf{C}_{\mathsf{ADC}} * \ln(2^{\mathsf{N}+2})} - R_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-30. ADC RAIN max for  $f_{ADC} = 40 \text{ MHz}^{(2)}$ 

T <sub>s</sub> (cycles)	t <sub>s</sub> (us)	R <sub>AIN max</sub> (KΩ)
3	0.075	0.85
15	0.375	6.5
28	0.7	12.6
55	1.375	25.2
84	2.1	38.8
112	2.8	51.9
144	3.6	N/A
480	12	N/A

<sup>(2)</sup> Guaranteed by design, not tested in production.



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-31. ADC dynamic accuracy at f<sub>ADC</sub> = 30 MHz<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 30 MHz	10.5	10.6	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 2.6 \text{ V}$	65	65.6	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	65.5	66	_	dB
THD	Total harmonic distortion	kHz	-74	-76		uБ
1110	Total Harmonic distortion	Temperature = 25 °C	-/-	-70		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-32. ADC dynamic accuracy at f<sub>ADC</sub> = 30 MHz<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 30 MHz	10.7	10.8	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	66.2	65.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	66.8	67.4	_	dB
THD	Total harmonic distortion	kHz	-71	-75		uБ
טחו	Total Harmonic distortion	Temperature = 25 °C	-/ 1	-/5		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-33. ADC dynamic accuracy at f<sub>ADC</sub> = 36 MHz<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 36 MHz	10.3	10.4	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	64.2	65	_	dB
THD	Total harmonic distortion	kHz	-70	-72		uБ
וחט	Total Harmonic distortion	Temperature = 25 °C	-70	-12		

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-34. ADC dynamic accuracy at f<sub>ADC</sub> = 40 MHz<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 40 MHz	9.9	10.0	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	61.4	62	_	
SNR	Signal-to-noise ratio	Input Frequency = 110	62	62.4	_	dB
THD	Total harmonic distortion	kHz	-68	-70		uБ
טחו	Total Harmonic distortion	Temperature = 25 °C	-00	-70	_	

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

Table 4-35. ADC static accuracy at  $f_{ADC} = 15 \text{ MHz}^{(1)}$ 

Symbol	Parameter	Test conditions	Тур	Max	Unit
Offset	Offset error	f 15 MU-	±2	±3	
DNL	Differential linearity error	f <sub>ADC</sub> = 15 MHz	±0.9	±1.2	LSB
INL	Integral linearity error	$V_{DDA} = V_{REFP} = 3.3 \text{ V}$	±1.1	±1.5	



- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.

# 4.14. Temperature sensor characteristics

Table 4-36. Temperature sensor characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
$T_L$	VSENSE linearity with temperature	_	±1.5		°C
Avg_Slope	Average slope	_	4.1	_	mV/°C
V <sub>25</sub>	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

- (1) Based on characterization, not tested in production.
- (2) Shortest sampling time can be determined in the application by multiple iterations.

#### 4.15. DAC characteristics

Table 4-37. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub> <sup>(1)</sup>	Operating voltage	_	2.6	3.3	3.6	٧
V <sub>REFP</sub> (2)	Positive Reference Voltage	_	2.6	_	V <sub>DDA</sub>	V
V <sub>REFN</sub> (2)	Negative Reference Voltage	_	_	V <sub>SSA</sub>	_	V
R <sub>LOAD</sub> <sup>(2)</sup>	Resistive load	Resistive load with buffer ON	5	_	_	kΩ
Ro <sup>(2)</sup>	Impedance output	Impedance output with buffer OFF	_	_	15	kΩ
C <sub>LOAD</sub> (2)	Capacitive load	Capacitive load with buffer ON	_	_	50	pF
DAC_OUT	DAG OUT #	Lower DAC_OUT voltage with buffer ON	0.2	_	_	V
min <sup>(2)</sup>	Lower DAC_OUT voltage	Lower DAC_OUT voltage with buffer OFF	0.5	_	_	mV
DAC_OUT	LIST DAG OUT II	Higher DAC_OUT voltage with buffer ON	_	_	V <sub>DDA</sub> - 0.2	V
max <sup>(2)</sup>	Higher DAC_OUT voltage	Higher DAC_OUT voltage with buffer OFF	_	_	V <sub>DDA</sub> - 1LSB	V
(1)	DAC current consumption	With no load, middle code(0x800) on the input, $V_{REFP} = 3.6 \; V$	_	_	500	
I <sub>DDA</sub> <sup>(1)</sup>	in quiescent mode	With no load, worst code(0xF1C) on the input, $V_{REFP} = 3.6 \text{ V}$	_	_	560	μА
IDDVREFP <sup>(1)</sup>	DAC current consumption in quiescent mode	With no load, middle code(0x800) on the input, $V_{REFP} = 3.6 \; V$	_	86	_	μΑ



	With no load, worst				
	code(0xF1C) on the input,	_	298	_	
	$V_{REFP} = 3.6 V$				
Differential non linearity	10-bit configuration	_	_	±0.5	LSB
	12-bit configuration	_	_	±2	LOD
Intogral pop linearity	10-bit configuration	_	_	±1	5
integral non lineality	12-bit configuration	_	_	±4	LSB
Offset error	DAC in 12-bit mode	_	_	±12	LSB
Gain error	DAC in 12-bit mode	_	±0.5	_	%
Settling time	C <sub>LOAD</sub> ≤ 50 pF, R <sub>LOAD</sub> ≥ 5 kΩ	_	0.5	1	μs
Wakeup from off state	_	_	5	10	μs
Max frequency for a correct					
DAC_OUT change from	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$	_	_	4	MS/s
code i to i±1LSB					
Power supply rejection	No Pr Cross=50 SE		-90	75	4B
ratio(to V <sub>DDA</sub> )	INO INLOAD, GLOAD-30 PF			-/3	dB
	Integral non linearity  Offset error Gain error Settling time Wakeup from off state Max frequency for a correct DAC_OUT change from code i to i±1LSB Power supply rejection				$ \begin{array}{c} \operatorname{code}(0xF1C) \text{ on the input,} \\ V_{REFP} = 3.6 \text{ V} \\ \\ \end{array} \\ \begin{array}{c} Differential \ non \ linearity \\ \end{array} \\ \begin{array}{c} 10\text{-bit \ configuration} \\ \end{array} \\ \begin{array}{c$

<sup>(1)</sup> Based on characterization, not tested in production.

#### 4.16. I2C characteristics

Table 4-38. I2C characteristics(1)(2)

	5	0	Standar	rd mode	Fast		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>SCL(H)</sub>	SCL clock high time	_	4.0	_	0.6	_	μs
t <sub>SCL(L)</sub>	SCL clock low time	_	4.7	_	1.3	_	μs
tsu(SDA)	SDA setup time		250	_	100	_	ns
t <sub>h(SDA)</sub>	SDA data hold time	_	0(3)	3450	0	900	ns
$t_{r(\text{SDA/SCL})}$	SDA and SCL rise time	_	_	1000	_	300	ns
$t_{\text{f(SDA/SCL)}}$	SDA and SCL fall time		_	300	_	300	ns
$t_{\text{h(STA)}}$	Start condition hold time	_	4.0	_	0.6	_	μs
tsu(STA)	Repeated Start condition setup time	_	4.7	_	0.6	_	μs
t <sub>SU(STO)</sub>	Stop condition setup time	_	4.0	_	0.6	_	μs
t <sub>buff</sub>	Stop to Start condition time (bus free)	_	4.7	_	1.3	_	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.


<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> To ensure the standard mode I2C frequency, f<sub>PCLK1</sub> must be at least 2 MHz. To ensure the fast mode I2C frequency, f<sub>PCLK1</sub> must be at least 4 MHz.

<sup>(3)</sup> The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.



Figure 4-7. I2C bus timing diagram



## 4.17. SPI characteristics

Table 4-39. Standard SPI characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>SCK</sub>	SCK clock frequency	_	_	_	30	MHz		
tsck(H)	SCK clock high time	Master mode, f <sub>PCLKx</sub> = 100 MHz, presc = 4	18	20	22	ns		
t <sub>SCK(L)</sub>	SCK clock low time	Master mode, f <sub>PCLKx</sub> = 100 MHz, presc = 4	18	20	22	ns		
	SPI master mode							
t <sub>V(MO)</sub>	Data output valid time	_	_	7	_	ns		
t <sub>H(MO)</sub>	Data output hold time	_	_	4	_	ns		
t <sub>SU(MI)</sub>	Data input setup time	_	2.2	_	_	ns		
t <sub>H(MI)</sub>	Data input hold time	_	0	_	_	ns		
		SPI slave mode						
tsu(NSS)	NSS enable setup time	_	0	_	_	ns		
t <sub>H(NSS)</sub>	NSS enable hold time	_	3	_	_	ns		
t <sub>A(SO)</sub>	Data output access time	_	_	9	_	ns		
t <sub>DIS(SO)</sub>	Data output disable time	_	_	8	_	ns		
t <sub>V(SO)</sub>	Data output valid time	_	_	10	_	ns		
t <sub>H(SO)</sub>	Data output hold time	d time —		10	_	ns		
t <sub>SU(SI)</sub>	Data input setup time	_	0	_	_	ns		
t <sub>H(SI)</sub>	Data input hold time	_	2	_	_	ns		

<sup>(1)</sup> Based on characterization, not tested in production.



Figure 4-8. SPI timing diagram - master mode





Figure 4-9. SPI timing diagram - slave mode





## 4.18. I2S characteristics

Table 4-40. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 16 bits,		3.078		
f <sub>CK</sub>	Clock frequency	Audio frequency = 96 kHz)	_	3.076	_	MHz
		Slave mode	_	10	_	
tн	Clock high time		_	162	_	ns
t∟	Clock low time		_	163	_	ns
t <sub>V(WS)</sub>	WS valid time	Master mode	_	2	_	ns
t <sub>H(WS)</sub>	WS hold time	Master mode	_	2	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t <sub>H(WS)</sub>	WS hold time	Slave mode	3	_	_	ns
Duov	I2S slave input clock duty	Slave mode		50		%
Ducy <sub>(SCK)</sub>	cycle	Slave mode		30	_	70
tsu(sd_mr)	Data input setup time	Master mode	0	_	_	ns
t <sub>su(SD_SR)</sub>	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hold time	Master receiver	1	_	_	ns
th(SD_SR)	Data input hold time	Slave receiver	3	_	_	ns
_	Data autout valid time	Slave transmitter		40		
tv(sd_st)	Data output valid time	(after enable edge)	_	12	_	ns
4	Data autaut hald time	Slave transmitter		10		
th(SD_ST)	Data output hold time	(after enable edge)	_	10		ns
two u=	Data output valid time	Master transmitter		10		nc
tv(sd_mt)	Data output valid time	(after enable edge)		10		ns
t.,,,,,	Data output hold time	Master transmitter		7		nc
t <sub>H(SD_MT)</sub>	Data output hold time	(after enable edge)				ns

<sup>(1)</sup> Guaranteed by design, not tested in production.

<sup>(2)</sup> Based on characterization, not tested in production.



Figure 4-10. I2S timing diagram - master mode





Figure 4-11. I2S timing diagram - slave mode





### 4.19. USART characteristics

Table 4-41. USART characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>SCK</sub>	SCK clock frequency	$f_{PCLKx} = 84 \text{ MHz}$	ı		42	MHz
t <sub>SCK(H)</sub>	SCK clock high time	f <sub>PCLKx</sub> = 84 MHz	11.9	_	_	ns
t <sub>SCK(L)</sub>	SCK clock low time	f <sub>PCLKx</sub> = 84 MHz	11.9			ns

<sup>(1)</sup> Guaranteed by design, not tested in production.

#### 4.20. SDIO characteristics

Table 4-42. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PP</sub> (3)	Clock frequency in data transfer mode	_	0	_	48	MHz
t <sub>W(CKL)</sub> (3)	Clock low time	f <sub>pp</sub> = 48 MHz	10.5	11	_	ns
t <sub>W(CKH)</sub> (3)	Clock high time	f <sub>pp</sub> = 48 MHz	9.5	10	_	ns
	CMD, D inputs (referenced to C	K) in MMC and S	D HS mo	de		
t <sub>ISU</sub> <sup>(4)</sup>	Input setup time HS	f <sub>pp</sub> = 48 MHz	4	_	_	ns
t <sub>IH</sub> <sup>(4)</sup>	t <sub>IH</sub> <sup>(4)</sup> Input hold time HS		3	_	_	ns
	CMD, D outputs (referenced to 0	CK) in MMC and S	D HS mo	ode		
tov <sup>(3)</sup>	Output valid time HS	$f_{pp} = 48 \text{ MHz}$	_	_	13.8	ns
t <sub>ОН</sub> <sup>(3)</sup>	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_	_	ns
	CMD, D inputs (referenced t	o CK) in SD defau	ılt mode			
tisup(4)	Input setup time SD	f <sub>pp</sub> = 24 MHz	3	_	_	ns
t <sub>IHD</sub> (4)	Input hold time SD	f <sub>pp</sub> = 24 MHz	3	_	_	ns
	CMD, D outputs (referenced to CK) in SD default mode					
tovp(3)	t <sub>OVD</sub> (3) Output valid default time SD		_	2.4	2.8	ns
t <sub>OHD</sub> (3)	Output hold default time SD	f <sub>pp</sub> = 24 MHz	0.8	_	_	ns

<sup>(1)</sup> CLK timing is measured at 50% of  $V_{DD}$ .

#### 4.21. CAN characteristics

Refer to <u>Table 4-27. I/O port DC characteristics</u>(1)(3) for more details on the input/output alternate function characteristics (CANTX and CANRX).

<sup>(2)</sup> Capacitive load  $C_L = 30 pF$ .

<sup>(3)</sup> Based on characterization, not tested in production.

<sup>(4)</sup> Guaranteed by design, not tested in production.



### 4.22. USBFS characteristics

Table 4-43. USBFS start up time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> (1)	USBFS startup time	1	μs

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-44. USBFS DC electrical characteristics

Symb	ool	Parameter	Conditions	Min	Тур	Max	Unit
	$V_{DD}$	USBFS operating voltage		3		3.6	V
Input V <sub>DI</sub>		Differential input sensitivity		0.2	_	_	
levels <sup>(1)</sup>	$V_{\text{CM}}$	Differential common mode range	Includes V <sub>DI</sub> range	0.8	_	2.5	V
VsE		Single ended receiver threshold	_	1.3	_	2.0	
Output	Vol	Static output level low	$R_L of  1.0 \; k\Omega$ to $3.6 \; V$	_	0.06	0.3	V
levels (2) V <sub>OH</sub> Static of		Static output level high	$R_L$ of 15 $k\Omega$ to $V_{SS}$	2.8	3.3	3.6	V
'		PA11, PA12(USBFS_DM/DP)		17	21	25	
R <sub>PD</sub> (	2)	PB14, PB15(USBHS_ DM/DP)	VIN = VDD	17	21	23	
KPD,	_,	PA9(USBFS_VBUS)	VIN - VDD	0.72	0.9	1.1	
		PB13(USBHS_VBUS)		0.72	0.9	1.1	kΩ
		PA11, PA12(USBFS_DM/DP)		1.2	1.5	1.8	K12
R <sub>PU</sub> <sup>(2)</sup>		PB14, PB15(USBHS_ DM/DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.2	1.5	1.0	
		PA9(USBFS_VBUS)	VIN - VSS	0.24	0.3	0.33	
		PB13(USBHS_VBUS)		0.24	0.3	0.33	


<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-45. USBFS full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>R</sub>	Rise time	CL = 50 pF	4		20	ns
t <sub>F</sub>	Fall time	CL = 50 pF	4	_	20	ns
t <sub>RFM</sub>	Rise / fall time matching	t <sub>R</sub> / t <sub>F</sub>	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3	_	2.0	V

<sup>(1)</sup> Guaranteed by design, not tested in production.

Figure 4-12. USBFS timings: definition of data signal rise and fall time



<sup>(2)</sup> Based on characterization, not tested in production.



### 4.23. USBHS characteristics

Table 61. USBHS clock timing parameters(1)

Symbol	Parameter	Min	Тур	Max	Unit
$V_{DD}$	USBHS operating voltage	3.0		3.6	V
fhclk	f <sub>HCLK</sub> value to guarantee proper operation of USBHS interface	30	_	_	MHz
F <sub>START_8BIT</sub>	Frequency (first transition) 8-bit ± 10%	54	60	66	MHz
FSTEADY	Frequency (steady state) ±500 ppm	59.97	60	60.63	MHz
D <sub>START_8BIT</sub>	Duty cycle (first transition) 8-bit ± 10%	40	50	60	%
D <sub>STEADY</sub>	Duty cycle (steady state) ±500 ppm	49.975	50	50.025	%

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 62. USB-ULPI Dynammic characteristics

Symbol	Parameter	Min	Тур	Max	Unit
tsc	Control in (ULPI_DIR, ULPI_NXT) setup time		_	2	ns
tHC	Control in (ULPI_DIR, ULPI_NXT) hold time	0.5	_	_	ns
tsp	Data in setup time	_	_	2	ns
t <sub>HD</sub>	Data in hold time	0	_	_	ns

<sup>(1)</sup> Guaranteed by design, not tested in production.

### 4.24. TIMER characteristics

Table 4-46. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	_	1	_	ttimerxclk
		f <sub>TIMERxCLK</sub> = 168 MHz	5.95	_	ns
4	Timer external alack fraguency	_	0	f <sub>TIMERxCLK</sub> /2	MHz
f <sub>EXT</sub> Timer external clock frequency		ftimerxclk = 168 MHz	0	84	MHz
	Timer resolution	TIMERx (except	_	16	bit
RES		TIMER1 & TIMER4)		10	DIL
		TIMER1 & TIMER4	_	32	bit
+	16-bit counter clock period	_	1	65536	tTIMERXCLK
tCOUNTER	when internal clock is selected	ftimerxclk = 168 MHz	0.006	390.95	μs
t	Maximum pagaible count	_	_	65536x65536	tTIMERXCLK
tmax_count	Maximum possible count	ftimerxclk = 168 MHz	_	25.57	S

<sup>(1)</sup> Guaranteed by design, not tested in production.



### 4.25. DCI characteristics

Table 4-47. DCI characteristics(1)

Symbol	Parameter	Min	Max	Unit
Frequency ratio	DCI_PIXCLK /fHCLK	_	0.4	
DCI_PIXCLK	Pixel clock input	_	80	MHz
DPixel	Pixel clock input duty cycle	30	70	%
tsu(DATA)	Data input setup time	2.5		ns
th(DATA)	Data output valid time	1		ns
tsu(HS)	DCI_HS input setup time	2		ns
tsu(VS)	DCI_VS input setup time	2	_	ns
th(HS)	DCI_HS input hold time	0.5		ns
th(VS)	DCI_VS input hold time	0.5	_	ns

<sup>(1)</sup> Guaranteed by design, not tested in production.

### 4.26. WDGT characteristics

Table 4-48. FWDGT min/max timeout period at 32 kHz (IRC32K)<sup>(1)</sup>

, and a second of the second o					
Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit	
1/4	000	0.03125	511.90625		
1/8	001	0.03125	1023.7812		
1/16	010	0.03125	2047.53125		
1/32	011	0.03125	4095.03125	ms	
1/64	100	0.03125	8190.03125		
1/128	101	0.03125	16380.03125		
1/256	110 or 111	0.03125	32760.03125		

<sup>(1)</sup> Guaranteed by design, not tested in production.

Table 4-49. WWDGT min-max timeout value at 42 MHz (f<sub>PCLK1</sub>)<sup>(1)</sup>

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	97.52		6.24	
1/2	01	195.05		12.48	
1/4	10	390.10	μs	24.97	ms
1/8	11	780.19		49.93	

<sup>(1)</sup> Guaranteed by design, not tested in production.

#### 4.27. Parameter conditions

Unless otherwise specified, all values given for  $V_{DD}$  =  $V_{DDA}$  = 3.3 V,  $T_A$  = 25 °C.



# 5. Package information

# 5.1. LQFP144 package outline dimensions


Figure 5-1. LQFP144 package outline

Table 5-1. LQFP144 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	21.80	22.00	22.20
D1	19.90	20.00	20.10
Е	21.80	22.00	22.20
E1	19.90	20.00	20.10
е	_	0.50	_
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-2. LQFP144 recommended footprint





# 5.2. BGA100 package outline dimensions


Figure 5-3. BGA100 package outline

Table 5-2. BGA100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	0.84
A1	0.13	0.18	0.23
A2	0.53	0.58	0.63
A3	_	0.40	_
b	0.20	0.25	0.30
С	0.15	0.18	0.21
D	6.90	7.00	7.10
D1	_	5.50	_
E	6.90	7.00	7.10
E1		5.50	
е	_	0.50	_
L	_	0.625	_
aaa	_	0.10	_
ccc	_	0.20	
ddd	_	0.08	
eee	_	0.15	
fff	_	0.08	



Figure 5-4. BGA100 recommended footprint





# 5.3. LQFP100 package outline dimensions

Figure 5-5. LQFP100 package outline





Table 5-3. LQFP100 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
Е	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45		0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-6. LQFP100 recommended footprint





# 5.4. LQFP64 package outline dimensions

Figure 5-7. LQFP64 package outline





Table 5-4. LQFP64 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е	_	0.50	_
еВ	11.25	_	11.45
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-8. LQFP64 recommended footprint





#### 5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "0". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 $\theta_{JA}$ : Thermal resistance, junction-to-ambient.

 $\theta_{JB}$ : Thermal resistance, junction-to-board.

 $\theta_{JC}$ : Thermal resistance, junction-to-case.

Ψ<sub>JB</sub>: Thermal characterization parameter, junction-to-board.

ΨJT: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where,  $T_J$  = Junction temperature.

 $T_A$  = Ambient temperature

T<sub>B</sub> = Board temperature

T<sub>C</sub> = Case temperature which is monitoring on package surface

 $P_D$  = Total power dissipation

 $\theta_{JA}$  represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower  $\theta_{JA}$  can be considerate as better overall thermal performance.  $\theta_{JA}$  is generally used to estimate junction temperature.

 $\theta_{JB}$  is used to measure the heat flow resistance between the chip surface and the PCB board.

 $\theta_{JC}$  represents the thermal resistance between the chip surface and the package top case.  $\theta_{JC}$  is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
θја		LQFP144	48.76	
	Natural convection 2020 DCD	BGA100	78.32	°C ^^/
	Natural convection, 2S2P PCB	LQFP100 57.42	°C/W	
		LQFP64	51.81	
		LQFP144	35.00	
θ <sub>ЈВ</sub>	Cold plate, 2S2P PCB	BGA100	55.27	°C/W
		LQFP100	31.68	



# GD32F405xx Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP64	33.36	
		LQFP144	12.03	
$\theta_{JC}$	Cold plata 252B BCB	BGA100	20.15	°C/W
OJC	Cold plate, 2S2P PCB	LQFP100	13.85	C/VV
		LQFP64	11.25	
	BC	LQFP144	35.32	°C/W
		BGA100	55.74	
$\Psi_{ m JB}$	Natural convection, 2S2P PCB	LQFP100	LQFP100 41.28	
		LQFP64	33.53	
		LQFP144	1.86	
$\Psi_{ m JT}$	Natural convection 2020 DCD	BGA100	1.74	°C/W
	Natural convection, 2S2P PCB	LQFP100	0.75	
		LQFP64	0.49	

<sup>(1)</sup> Thermal characteristics are based on simulation, and meet JEDEC specification.



# 6. Ordering information

Table 6-1. Part ordering code for GD32F405xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F405ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C
GD32F405ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F405VKH6	3072	BGA100	Green	Industrial -40°C to +85°C
GD32F405VGH6	1024	BGA100	Green	Industrial -40°C to +85°C
GD32F405VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F405VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F405RKT6	3072	LQFP64	Green	Industrial -40°C to +85°C
GD32F405RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F405RET6	512	LQFP64	Green	Industrial -40°C to +85°C



# 7. Revision history

Table 7-1. Revision history

Revision No.		Description	Date	
1.0	1.	Initial Release	Oct. 25, 2016	
1.1	1.	Repair history accumulation error	Jan.24, 2018	
2.0	1.	Repair history accumulation error and electrical characteristics updated	May.19, 2020	
	1.	Update BGA100 parameter A max in <i>Table 5-1</i> .		
		BGA176 package dimensions, the value changes		
		from 0.84mm to 0.89mm.		
	2.	Update Memory characteristics in <i>Table 4-24. Flash</i>		
		memory characteristics.		
	3.	Modify the DCMI to DCI in chapter <b>DCI characteristics</b> .		
	4.	Modify LDO in run mode to LDO in normal power and		
		normal driver mode, LDO in low power mode to LDO in		
		normal power and low driver mode, Main LDO in under		
		drive mode to LDO in low power and normal drive		
		mode, Low Power LDO in under driver mode to LDO in		
2.1		low power and low drive mode in <i>Table 4-7. Power</i>	May.25, 2021	
		consumption characteristics(2)(3)(4)(5)		
	5.	Modify the second DAC_OUT min to DAC_OUT max in		
		Table 4-36. DAC characteristics.		
	6.	Changed the range of T <sub>STG</sub> from -55-+150°C to -65-		
		150°C in <i>Table 4-1. Absolute maximum ratings</i> <sup>(1)(4)</sup> .		
	7.	Delete Fast mode Plus and add parameter t <sub>s(STA)</sub> , t <sub>s(STO)</sub>		
		and t <sub>buff</sub> , update I2C Timing diagram in <u>I2C</u>		
		characteristics.		
	8.	Update the SPI Timing diagram in chapter <u>SPI</u>		
		characteristics.		
0.0	1.	Correct the value of V <sub>REFP</sub> in <u>Table 4-28. ADC</u>	0.140.0004	
2.2		<u>characteristics</u> .	Oct.18, 2021	
	1.	Update <u>Table 4-1. Absolute maximum ratings(1)(4)</u> ,		
	2.	Table 4-5. <i>Table 4-7 Power consumption</i>		
		characteristics (2)(3)(4)(5), Table 4-11. Power supply		
		supervisor characteristics and Table 4-12. ESD	Jul.12, 2022	
2.3		<u>characteristics<sup>(1)</sup></u> .		
		Update Figure 4-8. SPI timing diagram – master		
		mode, Figure 4-9. SPI timing diagram – slave mode,		
		Figure 4-10. I2S timing diagram – master mode,		
		Figure 4-11. I2S timing diagram – slave mode, Table		
		4-39. Standard SPI characteristics <sup>(1)</sup> and Table 4-40.		





Revision No.		Description	Date	
	3.	I2S characteristics <sup>(1)(2)</sup> .		
		Update Table 4-20. Low speed internal clock		
		(IRC32K) characteristics, Table 4-26. NRST pin		
		characteristics and Table 4-28. I/O port AC		
		characteristics(1)(2)		
	4.	Add Figure 4-4. Recommended PDR ON pin circuit		
		and Table 4-10. EMI characteristics <sup>(1)</sup> .		
	5.	Update <u>Table 4-38. I2C characteristics(1)(2)</u> and <u>Table</u>		
		4-41. USART characteristics(1).		
	6.	Update Figure 5-4. BGA 100 recommended footprint		
		and Figure 5-8. LQFP64 recommended footprint.		
	1.	Add notes for Table 4-2. DC operating conditions and		
		Table 4-7. Power consumption		
		characteristics(2)(3)(4)(5)(6), and update Table 4-7. Power		
2.4		consumption characteristics(2)(3)(4)(5)(6)	Jan. 4, 2023	
2.4	2.	Update <u>Table 4-25. Flash memory characteristics<sup>(1)</sup>.</u>	Jan. 4, 2023	
	3.	Add description of EMI and <u>Table 4-25. EMI</u>		
		characteristics <sup>(1)</sup> .		
	4.	Update Figure 4-7. I2C bus timing diagram.		
	1.	Update clock tree.		
	2.	Modify Table 2-3. GD32F405Zx LQFP144 pin		
		definitions, Table 2-4. GD32F405Vx LQFP100 pin		
2.5		definitions, Table 2-5. GD32F405Vx BGA100 pin	Jul. 8, 2023	
		definitions, Table 2-6. GD32F405Rx LQFP64 pin		
		definitions and Figure 4-1. Recommended power		
		supply decoupling capacitors <sup>(1)(2)</sup> .		
	1.	Modify description note(3) of <u>Table 4-26. I/O port DC</u>		
		characteristics <sup>(1)(3)</sup> .		
2.6	2.	Modify Table 4-27. I/O port DC characteristics (1)(3)	Jul. 15, 2024	
	3.	Modify Figure 5-1. LQFP144 package outline, Figure		
		5-5. LQFP100 package outline and Figure 5-7.		
		LQFP64 package outline.		



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products, Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2024 GigaDevice - All rights reserved