

Static Simulator

Jiaqi Si

CUHK(SZ)

2025-07-25

Outline

K	7
D	ΚI
Z	Δ

1. Simulator	2.4	Buffer	2.9 Memory Unit
Structure 3		Architecture	Processing
1.1 Main Three		Overview 9	Flow 16
Parts 4	2.5	Input Buffer	2.10 Latency
2. Execution		Structure 10	Calculation 17
Section 5	2.6	Output Buffer	3. Register 18
2.1 Execution		Structure 12	3.1 RegisterFile
Section 6	2.7	Buffer Event	Structure 19
2.2 Function Unit		System 13	3.2 Register
Types 7	2.8	Function Unit	Internal
2.3 Memory Unit		Processing	Structure 20
Structure 8		Flow 14	

Outline

_	_
Ν	/
I)	(
K	△

3.3	RegisterTask	3.7	Task
	Structure 22		Processing
3.4	Task		Flow 28
	Registration	3.8	Data
	Process 23		Forwarding
3.5	Memory Unit		Mechanism . 29
	Task	3.9	Chaining 31
	Registration .25 4.	Cu	rrent
3.6		Lin	nitations 32
	RegisterTaskHandler	4.1	Current
	Trait 27		Limitations . 33

1. Simulator Structure

1.1 Main Three Parts

1. Simulator Structure

✓

The simulator is mainly divided into three main parts: the fetch unit, the execution section, and the register.

Among these, the fetch unit is relatively simple and only needs to queue instructions, as we do not handle jump statements.

2. Execution Section

The execution section consists of two main types of units:

- Function Units: Handle computational operations
- Memory Units: Handle load/store operations

Both unit types share a common buffer architecture design.

The simulator supports multiple function unit types:

- Vector Units: VectorAlu, VectorMul, VectorDiv, VectorSlide
- Float Units: FloatAlu, FloatMul, FloatDiv
- Integer Units: IntegerAlu, IntegerDiv

Each function unit operates independently and can process different instruction types concurrently.

The Load/Store Unit (LSU) handles memory operations:

- Multiple Ports: Separate read and write ports
- **Port-based Processing**: Each port can handle one memory operation at a time
- Direction Support: Read (load) and Write (store) operations

```
pub enum Direction {
    Read,    // Load operations
    Write    // Store operations
}
```

Each execution unit (both function and memory) uses a **BufferPair** structure:

```
pub struct BufferPair {
    pub input_buffer: InputBuffer,
    pub result_buffer: ResultBuffer,
    pub current_instruction: Option<Inst>,
    pub owner: BufferOwnerType,
}
```

This design provides:

- **Input buffering** for operand data
- Output buffering for results
- Instruction tracking for current operation

The Input Buffer manages multiple resource types:

```
pub struct InputBuffer {
    pub resource: Vec<Resource>
pub struct Resource {
   pub resource type: ResourceType,
   pub target size: u32,  // Total bytes needed
   pub current size: u32, // Current bytes available
```

Resource Types:

• Register(RegisterType): Vector/Scalar/Float registers

2.5 Input Buffer Structure

2. Execution Section ☒

• Memory: Memory data

2. Execution Section

■

The Result Buffer stores computation results:

```
pub struct ResultBuffer {
   pub destination: Option<EnhancedResource>
pub struct EnhancedResource {
   pub resource type: ResourceType,
   pub current size: u32,  // Current bytes stored
   pub consumed bytes: u32  // Bytes already consumed
```

This tracks both **production** and **consumption** of results.

The buffer system uses an event-driven model:

Producer Events: Add data to buffers

```
pub struct ProducerEvent {
    pub resource_index: usize,
    pub append_length: u32,
}
```

Consumer Events: Read data from buffers

```
pub struct ConsumerEvent {
    pub maximum_consume_length: u32,
}
```

2. Execution Section \boxtimes

- 1. **Input Stage**: Operands arrive in Input Buffer
- 2. Event Generation: EventGenerator creates processing events
- 3. **Execution**: Function unit processes data, remove an event from the queue and change the state of the Result Buffer
- 4. Output Stage: Results stored in Result Buffer
- 5. Consumption: Register file reads results

```
pub struct EventGenerator {
    func_inst: FuncInst,
    cycle_per_event: u32,
    bytes_per_event: u32,
    total_bytes: u32,
```

2.8 Function Unit Processing Flow

2. Execution Section ☒

```
processed_bytes: u32,
```

- 2. Execution Section

 ■
- 1. **Port Allocation**: Find available read/write port
- 2. **Data Waiting**: Check if data is available in Input Buffer
- 3. Data Transfer: Move data between memory and buffers
- 4. **Port Release**: Free port for next operation

```
pub struct MemoryPortEventGenerator {
    index: usize,
    bytes_per_cycle: u32,
    raw_inst: MemInst,
    total_bytes: u32,
    current_pos: u32,
}
```

Each unit type has configurable latency:

```
pub fn calc func cycle(inst: &FuncInst) -> u32 {
    match inst.get key type() {
        FunctionUnitKeyType::IntegerAlu =>
config.function units.interger alu.latency,
        FunctionUnitKeyType::VectorAlu => /* depends on
float/int */,
        FunctionUnitKeyType::VectorDiv => /* depends on
float/int */.
       // ... other unit types
```

Latencies are defined in the configuration file and can be customized.

3. Register

3.1 RegisterFile Structure

The RegisterFile manages three types of registers:

```
pub struct RegisterFile {
    pub scalar_registers: [CommonRegister; 32],
    pub vector_registers: [VectorRegister; 32],
    pub float_registers: [CommonRegister; 32],
}
```

Register Types:

- Scalar Registers: 32-bit integer values
- Vector Registers: Variable-length vector data
- Float Registers: Floating-point values

3.2 Register Internal Structure

Each register maintains a task queue for managing read/write operations:

CommonRegister (for Scalar and Float):

```
pub struct CommonRegister {
    pub task_queue: VecDeque<RegisterTask>,
    pub current_index: usize,
}
```

VectorRegister:

```
pub struct VectorRegister {
   pub task_queue: VecDeque<RegisterTask>,
```

```
pub current_index: usize,
}
```

3.3 RegisterTask Structure

Each task represents a read or write operation:

```
pub struct RegisterTask {
   pub current place: u32,  // Current processing
position
   pub resource index: usize, // Buffer resource index
   pub behavior: TaskBehavior, // Read or Write
   pub unit key: UnitKeyType, // Associated execution unit
pub enum TaskBehavior {
   Read, // Read from register
   Write, // Write to register
```

When an instruction is issued, read/write events are registered:

Function Unit Instructions:

```
pub fn add task(&mut self, inst: &FuncInst, unit key:
FuncKey) {
    // Add read tasks for source registers
    for src reg in inst.get source registers() {
        self.add read task(src reg, unit key);
   // Add write task for destination register
    if let Some(dst reg) = inst.get destination register() {
        self.add write task(dst reg, unit key);
```

3.4 Task Registration Process

```
}
```

3.5 Memory Unit Task Registration

Memory Instructions:

```
pub fn add mem task(&mut self, inst: &MemInst, unit key:
MemKey) {
    match unit key {
        MemKey::Load => {
            // Read address dependencies
            self add read task(inst get address register(),
unit key);
            // Write loaded data to destination
            self.add write task(inst.get data register(),
unit key);
        MemKey::Store => {
```

```
// Read address and data dependencies
self.add_read_task(inst.get_address_register(),
unit_key);
self.add_read_task(inst.get_data_register(),
unit_key);
}
}
```

3.6 RegisterTaskHandler Trait

All register types implement the RegisterTaskHandler trait:

```
pub trait RegisterTaskHandler {
    fn handle one task(&mut self, forward bytes: u32,
update length: u32)
        -> Option<BufferEvent>;
    fn handle event result(&mut self, result:
BufferEventResult);
    fn generate event(&mut self) -> Option<BufferEvent>;
    fn task queue(&self) -> &VecDeque<RegisterTask>;
    fn get total bytes(&self, task: &RegisterTask) -> u32;
```

3.7 Task Processing Flow



- 1. **Task Creation**: When instruction issued, tasks added to register queues
- 2. **Event Generation**: Tasks generate BufferEvents (Producer/Consumer)
- 3. **Data Transfer**: Events move data between registers and execution units
- 4. **Progress Tracking**: Tasks track current_place and completion status
- 5. Task Completion: Completed tasks removed from queue

The simulation supports data forwarding for chaining instructions

```
fn handle one task(&mut self, forward bytes: u32,
update length: u32)
    -> Option<BufferEvent> {
    if let Some(task) = self.task queue().front mut() {
        match task.behavior {
            TaskBehavior::Read => {
                // Generate Consumer event
                Some(BufferEvent::Consumer(ConsumerEvent
{ . . . } ) )
            TaskBehavior::Write => {
                // Generate Producer event
```

3.8 Data Forwarding Mechanism

3. Register ☒

Some(BufferEvent::Producer(ProducerEvent

3.9 Chaining



The data that needs to be forwarded will be registered as a **Read Task** queued after a certain **Write Task**. In this way, subsequent instructions can obtain the results already calculated by the previous instruction through the Register's processing of events in each cycle.

4. Current Limitations

Does not support mask instructions.

Since MACC instructions need to be split into microinstructions, they are also not supported.

Each instruction must wait until the Result Buffer is cleared before it can be issued. Therefore, for scalar instructions, the fetch unit will be stuck for two cycles (being modified).