




## Atmel SAM4S Flash MCU Product Highlights



# Atmel Cortex-M Roadmap



# Atmel SAM3/4 Family Overview

	SAM3N SAM4N	SAM3S SAM4S	SAM4L	SAM3U	SAM3A	SAM3X	SAM4E
Frequency (max)	80MHz	120MHz	50MHz	96MHz	84MHz	84MHz	120MHz
Flash (KB)	16-1024	64-2048	128-512	64-256	256-512	256-512	512-1024
SRAM (KB)	4-80	16-160	32-64	20-50	64-100	64-100	128
USB (embedded PHY)	—	FS Dev	FS H&D	HS Dev	HS H&D	HS H&D	FS Dev
EMAC	—	—	—	—	—	✓	✓
Dual CAN	—	—	—	—	✓	✓	✓
DAC	✓	✓	✓	✓	✓	✓	✓
QTouch®	✓	✓	✓	✓	✓	✓	—
External Bus	—	✓	—	✓	—	✓	✓

## Common Features

Cortex-M3/4/4F CPU

Timer, PWM

QFP/QFN/BGA

48 to 144 pins

Extended supply 1.62-3.6V

Up to 24 x 16-bit ADC

Backup mode down to 0.7 µA

USART, SPI, I2C, I2S



## Cortex-M4

Benefits and Advantages vs. Cortex-M3

# Why Cortex-M4?


- Designed for applications requiring more computational performance
- Cortex-M4 frees CPU resources in case digital signal processing tasks are used (less active cycles are needed)
- Cortex M4 features:
  - A single-cycle multiply-accumulate unit (MAC)
  - Optimized single instruction multiple data (SIMD) instructions, saturating arithmetic instructions
  - Optional single precision Floating-Point Unit (FPU)



# Cortex-M4 vs. Cortex-M3


	Cortex-M3	Cortex-M4
<b>Architecture</b>	ARMv7-M (Harvard)	ARMv7-M (Harvard)
<b>ISA Support</b>	Thumb / Thumb-2	Thumb / Thumb-2
<b>DSP Extensions</b>	NA	Single cycle 16, 32-bit MAC Single cycle dual 16-bit MAC 8, 16-bit SIMD arithmetic Hardware Divide (2-12 cycles)
<b>Optional Floating Point Unit</b>	NA	Single precision floating point unit IEEE 754 compliant
<b>Pipeline</b>	3-stage + branch speculation	3-stage + branch speculation
<b>Interrupts</b>	NMI + 1 to 240 interrupts	NMI + 1 to 240 interrupts
<b>Interrupt Latency</b>	12 cycles (6 when Tail Chaining)	12 cycles (6 when Tail Chaining)
<b>Sleep Modes</b>	Integrated (3)	Integrated (3)
<b>Memory Protection</b>	8 regions MPU	8 regions MPU
<b>Dhrystone</b>	1.25DMIPS/MHz	1.25DMIPS/MHz

# Cortex-M4 Processor Overview






# Cortex-M4 Instruction Set





# Performance Efficiency



# Single Cycle Multiply Accumulate Instructions


- Cortex-M4 features 32-bit hardware multiply-accumulate (MAC) unit
  - Makes digital signal processing more efficient and greatly reduces the consumption of CPU resources
  - Capable of accomplishing an operation of up to  $32 \times 32 + 64 \rightarrow 64$  or two operations of  $16 \times 16$  in a single cycle
- Main features:
  - Wide range of multiply-accumulate instructions
  - Choice of 16 or 32 bit multiply and 32 or 64 bit accumulate
  - All instructions execute in a single cycle

# MAC Instructions

OPERATION	INSTRUCTION
$16 \times 16 = 32$	SMULBB, SMULBT, SMULTB, SMULTT
$16 \times 16 + 32 = 32$	SMLABB, SMLABT, SMLATB, SMLATT
$16 \times 16 + 64 = 64$	SMLALBB, SMLALBT, SMLALTB, SMLALTT
$16 \times 32 = 32$	SMULWB, SMULWT
$(16 \times 32) + 32 = 32$	SMLAWB, SMLAWT
$(16 \times 16) \pm (16 \times 16) = 32$	SMUAD, SMUADX, SMUSD, SMUSDX
$(16 \times 16) \pm (16 \times 16) + 32 = 32$	SMLAD, SMLADX, SMLSD, SMLSDX
$(16 \times 16) \pm (16 \times 16) + 64 = 64$	SMLALD, SMLALDX, SMLS LD, SMLS LDX
$32 \times 32 = 32$	MUL
$32 \pm (32 \times 32) = 32$	MLA, MLS
$32 \times 32 = 64$	SMULL, UMULL
$(32 \times 32) + 64 = 64$	SMLAL, UMLAL
$(32 \times 32) + 32 + 32 = 64$	UMAAL
$32 \pm (32 \times 32) = 32$ (upper)	SMMLA, SMMLAR, SMMLS, SMMLSR
$(32 \times 32) = 32$ (upper)	SMMUL, SMMULR

# Single Instruction Multiple Data (SIMD)

- Several instructions operate on “packed” data types
  - Byte or halfword quantities packed into words
  - Allows more efficient access to packed structure types
- SIMD instructions can act on packed data:
  - Quad (4 parallel) 8-bit adds or subtracts
  - Dual (2 parallel) 16-bit adds or subtracts
  - All instructions execute in a single cycle
- SIMD extensions perform multiple operations in one cycle
$$\text{Sum} = \text{Sum} + (A \times C) + (B \times D)$$



SIMD techniques operate with packed data

- C Compilers won't automatically generate SIMD instructions
  - Source code/Library must be adapted to execute them (in assembly)

# Typical DSP Algorithms

- **DSP operations – MAC is key operation**

- Most operations are dominated by MACs
- These can be on 8, 16 or 32 bit operations

- **FIR Filters**

- Data communications
- Echo cancellation (adaptive versions)
- Smoothing data

$$y[n] = \sum_{k=0}^{N-1} h[k]x[n-k]$$

- **IIR filters**

- Audio equalization
- Motor control

$$y[n] = b_0x[n] + b_1x[n-1] + b_2x[n-2] \\ + a_1y[n-1] + a_2y[n-2]$$

- **FFT**


- Audio compression
- Spread spectrum communication
- Noise removal

$$Y[k_1] = X[k_1] + X[k_2]e^{-j\omega}$$

$$Y[k_2] = X[k_1] - X[k_2]e^{-j\omega}$$

# Digital Signal Processing Performance

## Relative cycle count



# Cortex Microcontroller Software Interface Standard (CMSIS)

- Abstraction layer for all Cortex-M processor based devices
- Developed in conjunction with silicon, tools and middleware partners




- Benefits to the embedded developer
  - Consistent software interfaces for silicon and middleware vendors
  - Simplifies re-use across Cortex-M processor-based devices
  - Reduces software development cost and time-to-market
  - Reduces learning curve for new Cortex microcontroller developers





# CMSIS-DSP Library V2.10



- C Source Code optimized for Cortex-M4
- For CMSIS compliant C Compilers (MDK ARM, IAR and GCC)

## •Basic Math Functions

- Vector Absolute Value
- Vector Addition
- Vector Dot Product
- Vector Multiplication
- Vector Negate
- Vector Offset
- Vector Scale
- Vector Shift
- Vector Subtraction

## •Fast Math Functions

- Cosine
- Sine
- Square Root

## •Complex Math Functions

- Complex Conjugate
- Complex Dot Product
- Complex Magnitude
- Complex Magnitude Squared
- Complex-by-Complex Multiplication
- Complex-by-Real Multiplication

## •Filtering Functions

- Biquad Cascade IIR Filters Using Direct Form I Structure
- Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure
- High Precision Q31 Biquad Cascade Filter
- Convolution
- Partial Convolution
- Correlation
- Finite Impulse Response (FIR) Decimator
- Finite Impulse Response (FIR) Filters
- Finite Impulse Response (FIR) Lattice Filters
- Finite Impulse Response (FIR) Sparse Filters
- Infinite Impulse Response (IIR) Lattice Filters
- Least Mean Square (LMS) Filters
- Normalized LMS Filters
- Finite Impulse Response (FIR) Interpolator

## •Matrix Functions

- Matrix Addition
- Matrix Initialization
- Matrix Inverse
- Matrix Multiplication
- Matrix Scale
- Matrix Subtraction
- Matrix Transpose

## •Transform Functions

- Complex FFT Functions
- DCT Type IV Functions
- Real FFT Functions

## •Controller Functions

- Sine Cosine
- PID Motor Control
- Vector Clarke Transform
- Vector Inverse Clarke Transform
- Vector Park Transform
- Vector Inverse Park transform

## •Statistics Functions

- Maximum
- Mean
- Minimum
- Power
- Root mean square (RMS)
- Standard deviation
- Variance

## •Support Functions

- Convert 16-bit Integer value
- Convert 32-bit Integer value
- Convert 32-bit floating point value
- Convert 8-bit Integer value
- Vector Copy
- Vector Fill

## •Interpolation Functions

- Linear Interpolation
- Bilinear Interpolation



## SAM4S Series


### Product Highlights



# SAM4S Series

## SAM4SD, SAM4SA, SAM4S

- ARM Cortex-M4 Processor Running up to 120MHz
- Memory
  - From 512KB to 2MB of Flash
  - Single & Dual bank flash
  - Up to 160KB of SRAM
- 2KB of Cache to Accelerate Flash Execution
  - SAM4SA, SAM4SD
- Dual Boot capability to ease IAP
  - SAM4SD
- Power Consumption
  - 200µA/MHz
  - 30µA in wait mode
- Parallel I/O Capture (CMOS Interface)
- Pin-to-pin Compatible with SAM7S/SAM3S/SAM3N/SAM4N
- High Data Rate Serial Communication Interfaces including:
  - USB 2.0 device, SDIO/SD/MMC, 4 UARTs, 3 SPI, 2 I<sup>2</sup>C and I2S




# SAM4S Series Comparison Table

	SAM4S8/16	SAM4SA16	SAM4SD16/32
Core	Cortex-M4	Cortex-M4	Cortex-M4
Frequency	120MHz	120MHz	120MHz
Cache	-	2KB	2KB
Flash	512KB/1MB Single bank	1MB Single bank	1MB/2MB Dual bank
SRAM	128K	160K	160K
Package Options	64, 100 QFN, QFP, BGA VFBGA100	64, 100 QFN, QFP, BGA VFBGA100	64, 100 QFN, QFP, BGA VFBGA100


# SAM4S Block Diagram

## SAM4SD32




# SAM4SA / SAM4SD Cache System

- 2Kbytes of 4-way consecutive cache with monitor system
- Certified Coremark results (IAR 6.50.1):
  - 408.61 coremark @ 120MHz
  - 3.32 Coremark/Mhz
- Advantage
  - Compensate wait state penalty at high frequency
  - Reduce power consumption
- Drawback
  - Not suitable if Deterministic tasks to be executed (i.e. : Real Time Applications)



# SAM4SA / SAM4SD Cache System Principle

*When cache is full and new instructions / data have to be stored ,  
the ways are erased (round robin) and new instruction are stored*



*Instructions and data already stored in cache are  
Accessed at core speed  
(Cache hit = No wait states needed )*

*When fetched for the first time , the Instructions and data are copied in cache .  
(Cache Miss = num Wait state + 1 cycle)*



# SAM4SD Dual Bank Flash


Dual Bank Flash enables Fault Tolerant Self-Programming

## What Problem does it Solve?

- Provides a fail-safe method of upgrading firmware on remote networked systems
- Enables background firmware upgrade without halting application execution
- Prevents system corruption while upgrading the system software

## How Does it Work?

- Safe and secure remote update:



# SAM4S Power Consumption

Power Consumption Mode	Condition	SAM4S16	Unit
<b>Backup</b> (IDDIO)	VDDMain@ 3.3V	2	uA
	VDDMain@ 1.8V	1	
<b>Sleep Mode</b> Typical @25 Degrees @48MHz	IDDCore	2.5	mA
	Total consumption	3	
<b>Wait Mode</b> VDDCore = 1.2V Regulator int @25Degrees	IDDCore	20.4	uA
	Total consumption	32.2	
<b>Active Mode</b> Periph clock OFF  Total consumption	120 MHz, Flash 64 bits	21.4	mA
	120 MHz, Flash 128 bits	28.8	
	64 MHz, Flash 64 bits	13.9	
	64 MHz, Flash 128bits	17.6	
	1 MHz, Flash 64 bits	1.6	
	1 MHz, Flash 128bits	1.3	


## Parallel Capture Mode – PIR Camera Application



# Atmel ARM Cortex-M4 Value Proposition

- Seamless Migration Path Between SAM7S, SAM3N, SAM3S, SAM4N and SAM4S Devices
  - HW Pin to pin compatibility for SAM7S 64-pin packages
  - Full HW/SW pin to pin compatibility between SAM3S/N and SAM4S/N

**Form, Fit & Function Compatibility**



\* Except for USB device



Enabling Unlimited Possibilities™

© 2012 Atmel Corporation. All rights reserved.

Atmel®, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.