


Clock Generator

The clock generator provides the following clocks:

- Slow Clock (SLCK) sources:
 - On-chip 32KHz RC oscillator (20KHz-44KHz)
 - Xtal 32KHz oscillator featuring bypass mode
- Main Clock (MAINCK) sources:
 - On-chip 4/8/12 MHz RC oscillator (Fast RC)
 - 8/12 MHz calibrated in production
 - Trimming capability
 - Xtal and Ceramic 3-20 MHz oscillator featuring bypass mode
 - Main Frequency Counter
- PLLA/PLLB Clocks (PLLACK/PLLBCK) sources:
 - Integrated RC filters
 - One dedicated to USB





Fast RC Trimming

- Possibility to compensate frequency drift due to derating factors such as temperature and voltage by measuring and trimming on the fly the Fast RC frequency
- Oscillator Calibration Register: PMC_OCR

31	30	29	28	27	26	25	24
_	-	-	-	1	-	-	-
23	22	21	20	19	18	17	16
SEL12				CAL12			
15	14	13	12	11	10	9	8
SEL8				CAL8			
	•						
7	6	5	4	3	2	1	0
SEL4				CAL4			

SEL	CAL
0	Factory Trimmed default calibration value (± 5% for 8/12MHz; ± 30% for 4MHz)
1	User Calibration value (reset after each power up) Frequency deviation vs. Trimming code in the Electricals (8/12MHz only)

- Trimming capability on operating oscillator frequency
 - i.e. for example, when running on 8 MHz, it is possible to change the CAL8 value if SEL8 is set in PMC_OCR.




Main Frequency Counter

- Provides the frequency of the main clock (MAINCK)
 - Counter is incremented at main clock speed during 16 slow clock cycles
- Used to determine Fast RC, 3/20MHz crystal or ceramic resonatorbased oscillator frequency




Power Management Controller

- The PMC controls the following clocks:
 - HCLK:
 - Processor clock
 - MCK:
 - Master clock (Bus Clock)
 - Peripheral Clocks
 - USART, SPI Clocks...
 - PCKx:
 - Programmable Clock Outputs on PCKx pins
 - UDPCK:
 - USB Device clock
 - Systick






Clocks Startup Configuration





Master Clock Controller (MCK)

- Master Clock Controller Register (PMC_MCKR) provides selection and division of the Master Clock (MCK)
 - CSS selects the clock: SLCK, MAINCK or PLLCK
 - PRES divides the selected clock by 1, 2, 4, 8, 16, 32 or 64





Processor Clock Controller (HCLK)

- HCLK = MCK
- HCLK is automatically:
 - Disabled by entering any low power mode using the Wait for Interrupt instruction (WFI) or Wait for Event (WFE)
 - Re-enabled by any triggered interrupts or by a reset of the product.



Peripheral Clock Controller

- User Peripheral clocks can be individually enabled or disabled:
 - by setting their corresponding bit in the PMC peripheral clock enable/disable register (PMC_PCER/PMC_PCDR)


```
// Enable all peripheral clocks
AT91C_BASE_PMC->PMC_PCER = OxFFFFFFF;
// Disable all peripheral clocks
AT91C_BASE_PMC->PMC_PCDR = OxFFFFFFF;
```

- When enabled, the user peripherals are clocked @ MCK.
- Some peripherals are continuously clocked
 - SUPC, RSTC, RTC, RTT, WDT, PMC, EEFCO/1 (peripherals ID #0-#7)
- After reset, peripheral clocks are disabled by default to reduce power consumption



Programmable Clock outputs (PCKx)


- SAM4S features up to 3 programmable clock outputs
 - PCKO, PCK1 and PCK2 which are multiplexed with I/Os
- Interest is to remove use of external crystals/oscillators.
- Programmable clocks can be enabled or disabled:
 - by setting their corresponding bit in the PMC system clock enable/disable register (PMC_SCER/PMC_SCDR)





USB Device Clock Controller


- The user must program one PLL to generate a UDPCK frequency equal to 48MHz.
- UDPCK is the PLL Output (PLLCK) divided by 1,2,... to 16 (USBDIV field)
 - Right divider must be chosen based on PLL Output Frequency range
- User can select either PLLA or PLLB output as USB clock source





Systick

- 24-bit count-down timer embedded in the Cortex-M4
- Divider by 8 embedded in the SAM4S PMC
 - Allows generation of a time base of 1 ms with SysTick clock equal to 1 MHz (ie. when MCK=8MHz).





Main Clock Failure Detector

- Monitors the main crystal oscillator or ceramic resonator-based oscillator to identify an eventual failure.
 - No need for CPU intervention
- Automatically switches the master clock source (MCK) on main clock (MAINCK) with Fast RC as main clock source
 - MCK = MAINCK = Fast RC
- Puts PWM outputs in safe mode
 - A clock failure detection activates a fault output connected to the PWM
 - PWM can force its outputs and protect the driven device





© 2012 Atmel Corporation. All rights reserved.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless pecifically provided otherwise, Atmel products are not intended, authorized, or warranted for use as components in applications, intended to support or sustain life.