COMPUTER ARITHMETIC

- The Addition, subtraction, multiplication and division are the four basic arithmetic operations.
- There are two types of representation for computer Arithmetic operations
- 1. Fixed-point binary data
- 2. Floating-point binary data

Addition and Subtraction algorithm

- Consider the magnitude of the two numbers by A and B. When the signed numbers are added or subtracted, there are eight different conditions
- Four conditions for addition and four for subtraction
- If two operands are same then perform <u>addition</u> <u>operation</u>
- If two operands are different then perform subtraction operation

Addition and Subtraction algorithm Addition:

- When the signs of A and B are equal add the two magnitudes and attach the sign of A to the result.
- subtraction: can divided into three parts (A>B)(A<B)(A=B)</p>

If(A>B): when the sign of A and B are different compare the magnitudes and subtract the smaller number from the larger. Choose the sign of the result to be the same as A

If(A<B): when the sign of A and B are different compare the magnitudes and subtract B-A. Choose the sign of the result to be the complement of $\cal A$


if(A=B) :if two magnitudes are equal subtract A-B and make the sign of the result is positive

Addition and Subtraction algorithm

Operation	Add Magnitudes	Subtract Magnitudes			
		When $A > B$	When $A < B$	When $A = B$	
(+A) + (+B)	+(A + B)	S PE I	All the second	en i i i i i i i i i i	
(+A) + (-B)		+(A-B)	-(B-A)	+(A-B)	
(-A)+(+B)		-(A-B)	+(B-A)	+(A-B)	
(-A)+(-B)	-(A+B)				
(+A)-(+B)	diam'r.	+(A-B)	-(B-A)	+(A-B)	
(+A) - (-B)	+(A + B)				
(-A)-(+B)	-(A+B)				
(-A) - (-B)		-(A-B)	+(B-A)	+(A-B)	

Hardware Implementation


Let A & B are two registers that holds the magnitudes of numbers As and Bs are two flip-flops That holds the sign of corresponding registers



Addition: A + B ; A: Augend; B: Addend


Subtraction: A - B: A: Minuend; B: Subtrahend

Operation	Add	Subtract Magnitude			
	Magnitude	When A>B	When A <b< th=""><th>When A=B</th></b<>	When A=B	
(+A) + (+B)	+(A + B)				
(+A) + (- B)	200 35	+(A - B)	- (B - A)	+(A - B)	
(-A) + (+B)		-(A-B)	+(B - A)	+(A - B)	
(-A) + (-B)	- (A + B)				
(+A) - (+B)	1000000	+(A - B)	- (B - A)	+(A - B)	
(+A) - (-B)	+(A + B)	0.0000000000000000000000000000000000000	Control of the Control		
(-A) - (+B)	- (A + B)	9000000			
(-A) - (-B)	5. F. O. S. T. O.	-(A-B)	+(B - A)	+(A - B)	




Hardware Implementation

- ▶ Parallel adder is needed to perform the micro operation ie $S \leftarrow A + B, S \leftarrow A + B + 1$
- ▶ Complement is needed to establish A<B,A>B,A=B
- AVF that holds the overflow bit when A and B is Added
- ▶ When Mode(M)=0 then perform addition operation $(S \leftarrow A + B)$
- ▶ When Mode(M)=1 then perform Subtraction operation $(S \leftarrow A+B+1)$



with Signed-Magnitude Data



Multiplication

Multiplication of two fixed-point binary numbers in signed magnitude representation is done with successive shift and adds operations.


B*Q where B is a multificand Q is multiplier

The LSB of multiplier is 1 then multiplicand is copied down using shift left operation if it is 0 then 0s are copies down using shift left operation

Finally the numbers are added and their sum produce the result

Example

```
10111 Multiplicand
 23
      x 10011 Multiplier
 19
        10111
       10111
      00000
     00000
    10111
437 110110101 Product
```



EXAMPLE

- B=23,Q=19
- ▶ B=10111
- Q=10011
- ▶ A=00000
- ▶ E=0
- ▶ SC=101

	k			
B	E	A	9	sc
1011)	0	00000	10011	101
9n=1				
ADD ATB		00000		
		10111		
/ /	0.	10111	, 10011	100
SHREAQ	The state of the s	010101	11001	
1=NP				
ADDATB		01011		
		10111		
	. 1	00010	11001	
SHREAQ	_	10001	01100	011
9~=0				***
SHREAQ	0	1000	01100	
	_	01000	100110	010
1110	0	01000	10110	
SHREAD	_	00100	01011	001
90=1	<u> </u>			
APD A-1B		00100		
	0	11011	011.0011	
SHREAQ		01101	100101	000
			0 0 0	0 0

- AQ->0110110101
- ▶ THE FINAL RESULT IS 0110110101=437

HARD WARE IMPLEMENTATION FOR MULTIPLICATION WITH SIGNED MAGNITUDE REPRESENTATION(BxQ)

Figure 10-5 Hardware for multiply operation. B register Sequence counter (SC) Complementer and parallel adder (rightmost bit) Q_{ϵ} Q register A register

- B X Q where B IS Multiplicant and Q is Multiplier
- Multiplicant is stored in B register and its sign is B's
- Initially the multiplier is stored in a register and its sign is Q's

SEQUENCE COUNTER


- It is set to a number which is equal to number of bits Is multiplier
- Is shifted operations 'E' bit is shifted to most significant bit of 'A' register and least significant bit of 'A' register is shifted to most significant bit of register
- Equation for the above description is E->MSB(A)

LSB(A) -> MSB(Q)


MULTIPLICATION ALGORITHM WITH SIGNED 2'S COMPLIMENT REPRESENTATION

It is also called booths algorithm (-9)X(-13) = +117BR->MULTIPLICANT QR->MULTIPLIER -9=2'S COMPLIMENT OF BR -13=2'S COMPLIMENT OF QR 9 = 10010110

10111




Multificant = 10111. Recorded multiplier = -10+10-1 Condition e -> If the recorded multiplier is -1 then a's compliment of multificant is copied down. The the occorded multiplied is a then o's -> If the seconded multiplier is +1 then using shift left opposition of multification.



Booth Multiplication Algorithm

Booth algorithm gives a procedure for multiplying binary integers in signed 2's complement representation




For example

```
→ -9 X -13−9 = BR=10111->MULTIFICANT−13=QR=10011->MULTIFIER
```

2n,2n+1 (1,6)	BR 10111 AC+BR+1 ASh R ACOR	00000 00000 01.001 01.001	OR 10011		100
(1,1)	A Sh R ACOR	00100	01100	The second secon	01)
(0,1)	ASHR	100010	01100		010
(0,0)	ASRR	11100	01011	0	001
(1,0)	A SR .R AC+BR+1		01011		000


*

Hardware Implementation For Boots Algorithm



DIVISON ALGORITHM

- AQ=DIVIDEND
- ▶ B=DIVISOR
- ► A=01110
- ▶ B=10001
- AQ=0111000000




1 - 8 9				
Divisor	E	01110	00000	SC 101
SHL EAQ CACATBHI	.0	Collin	000001	(00)
SHL EAQ CAC ATB+1	1	00100	00011-11	or all
SHL EAR CAC ATBIL		100100	noisible /	A posson do
SHL CAQ CA CA TB +1	1001	1111	01101	
SHIL CAP CACA+BHI	0	00110	11010	0000

Floating-Point arithmetic Operations:

The scientific notation for floating point numbers is as shown below:

- M * Re 10010.100100
- Where M indicates Mantissa, R indicates Radix, and e indicates exponent.
- Different types of operations that can be performed on floating point numbers are addition, subtraction, division and multiplication

Floating-Point arithmetic Operations:




There are three registers, BR, AC and QR.

Each register is subdivided into two parts.

The mantissa part can be represented using uppercase letters and exponent part can be represented using lower case letters.

Addition and Subtraction:

- During the addition and subtraction, the floating point operands are in AC and BR.
- The resultant sum or difference is stored in AC. The algorithm can be divided into 4 parts.
- 1. Check for zero's
- 2. Align the mantissas
- 3. Add or subtract the mantissas
- 4. Normalize the result.




Multiplication algorithm with floating point

- The multiplication of two floating point numbers requires that multiply the mantissa and add the exponents.
- The multiplication of mantissa is performed in the same way as in fixed point numbers.
- The multiplication algorithm can be sub divided into four parts:

Multiplication:

- 1. Check for zero's
- 2. Add the exponents
- 3. Multiply the mantissas
- 4. Normalize the product



Division algorithm with floating point

- Floating point division requires that the exponents be subtracted and the mantissas divided.
- The division algorithm can be sub divided into five parts:
 - 1. Check for zeros
 - 2.Initiate registers and evaluate the sign
 - 3. Align the dividend
 - 4. Subtract the exponents
 - 5. Divide the mantissa