| Hall Ticket Number: |  |        |           |   |  |
|---------------------|--|--------|-----------|---|--|
|                     |  | Nove D | all marks | - |  |
|                     |  |        | West.     |   |  |

CS/IT221(R18)

#### B.TECH. DEGREE EXAMINATION, NOVEMBER-2020

Semester IV [Second Year] (Regular)

COMPUTER ORGANIZATION Time: Three hours Maximum Marks: 60 Answer Question No.1 compulsorily.  $(12 \times 1 = 12)$ Answer One Question from each unit.  $(4 \times 12 = 48)$ 1. Answer the following: (a) How the numbers are represented in computer memory? CO<sub>1</sub> (b) Write any three types of computers. CO<sub>1</sub> (c) What is instruction sequencing? CO<sub>1</sub> (d) Define hard wired control. CO<sub>2</sub> (e) What is the main cause of data hazard? CO<sub>2</sub> (f) Define effective address. CO<sub>2</sub> (g) Define interrupt latency. CO<sub>3</sub> (h) What is the main aim of virtual memory organization? CO<sub>3</sub> (i) Write the function of copy back protocol. CO<sub>3</sub> (j) What is the size of mantissa in double precision number format? CO<sub>4</sub> (k) How will you increase the speed of memory access in pipelining? CO<sub>4</sub> (l) Define branch delays in pipelining. CO<sub>4</sub> UNIT-I 2. (a) Explain the instruction cycle with an example. (6M) CO1 (b) Explain the internal organization of a processor with a neat diagram. (6M) CO1

(OR)

| 3.   |      | What is multiprocessor system? Explain the advantages of multiprocessor over uniprocessor. What do you mean by inter-process arbitration?  | (6M)<br>(6M) |                 |
|------|------|--|--------------|-----------------|
|      |      | UNIT – II  |              |                 |
| 4.   | (a)  | Explain the use of multiple-bus organization for executing a three-operand instruction. Explain how it is implemented in multiprocessor    |              |                 |
|      | (b)  | architecture? Explain the issue involved with multiplication   | (6M)         | CO <sub>2</sub> |
|      | (0)  | operation.   | (6M)         | CO2             |
|      |      | (OR)   |              |                 |
| 5.   |      | Explain the design of hardwired control unit.<br>What are handshaking signals? Explain the handshake control of data transfer during input | (6M)         | CO2             |
|      |      | and output operation.  | (6M)         | CO2             |
|      |      | UNIT – III   |              |                 |
| 6    | (a)  | Commons and contrast between Assessment  |              |                 |
| 0.   |      | Compare and contrast between Asynchronous DRAM and Synchronous DRAM.   | (6M)         | CO3             |
|      | (b)  | Design a 64K * 16 memory chip using 16K * 8 memory chips.  | (6M)         | CO3             |
|      |      | (OR)   |              |                 |
| 7    | (a)  | What is a mapping function? What are the ways  |              |                 |
| 5.0  | (4)  | the cache can be mapped? Explain in detail.  | (6M)         | CO3             |
|      | (b)  | Explain the method of DMA transfer. How does   |              |                 |
|      |      | a DMA controller improve the performance of a computer?  | (6M)         | CO3             |
|      |      | UNIT – IV  |              |                 |
| 8    | (a)  | With a neat sketch explain the working   |              |                 |
| -10" | 100) | onoten enpitting   |              |                 |

principle of pipeline processor.

(b) Give the design of a 4-bit shifter.

(OR)

9. (a) Apply Booth's algorithm to multiply the numbers (-18) and (-17). (6M) CO4

(b) Explain the design of a 4-bit Arithmetic unit with two selection variables, which performs the basic arithmetic functions.


(6M) CO4

\*\*\*

CS/IT221(R18)

(6M) CO4

(6M) CO4



# CS/IT221(R18)

CO<sub>4</sub>

## B.TECH. DEGREE EXAMINATION, AUGUST-2021

Semester IV [Second Year] (Regular & Supplementary)

### **COMPUTER ORGANIZATION**

Answer One Question from each unit.  $(4 \times 12 = 48)$ 

Maximum Marks: 60 Answer Question No.1 compulsorily.  $(12 \times 1 = 12)$ 

| 1 11  | is wer the following.  |                 |
|-------|--|-----------------|
| (a)   | List the operations performed by the computer.   | COI             |
| (b)   | Distinguish immediate and indirect addressing modes.   | CO <sub>1</sub> |
| (c)   | Define byte-addressable memory and give it's   |                 |
| HIS/A | diagrammatic representation.   | CO1             |
| (d)   | What is memory-mapped I/O?   | CO2             |
| (e)   | What is called Memory Function Completed (MFC)?  | CO <sub>2</sub> |
| (f)   |  | CO1             |
| (g)   | What is a bus arbitration?   | CO3             |
| (h)   | Distinguish EPROM and EEPROM.  | CO3             |
| (i)   | The state of the s | CO3             |
| (i)   | Mention the need of Translation Look-aside-Buffer  |                 |
| ٠.    | (TLB).   | CO3             |
| (k)   | How can you represent -32.75 in the IEEE 754 single-   |                 |
|       | precision format?  | CO <sub>4</sub> |

### UNIT - I

- 2. (a) Explain various functional units of a computer with a neat diagram. (6M) CO1
  - (b) Discuss various representations used for the integer and floating-point numbers in detail. (6M) CO1

(OR)

| 3. | (a) | Define subroutine. Discuss parameter passing mechanism through stack with suitable            |           |     |
|----|-----|---|-----------|-----|
|    |     | example.  | (6M)      | CO  |
|    | (b) | Explain the following instructions with suitable examples:                                    | (01.1)    |     |
|    |     | (i) Logic instructions (ii) Shift and Rotate instructions (iii) Multiplications and Division. | (6M)      | СО  |
|    |     | UNIT – II   |           |     |
| 4. |     | Discuss in detail the program-controlled I/O.   | (6M)      | CO2 |
|    | (b) | How to handle the interrupts when multiple devices are connected to the processor?            | (6M)      | CO2 |
|    |     | (OR)  |           |     |
| 5. | (a) | Explain the five-step sequence of actions for the   | 9922 7010 |     |
|    | /LV | following instructions Load, Store and add.   | (6M)      | CO2 |
|    | (0) | Discuss the concept of hardwired control with a neat diagram.                                 | (6M)      | CO2 |
|    |     | UNIT – III  |           |     |
| 5. | (a) | Explain the synchronous data transfer operation of the bus with neat timing diagrams.         | (6M)      | CO  |
|    | (b) | Discuss the basic structure and operations of the   | (OIVI)    | CO. |
|    | (-) | PCI bus in detail.  | (6M)      | CO  |
|    |     | (OR)  |           |     |
| 7. | (a) | Explain the working of 32MX8 DRAM memory chip.  | (5M)      | CO3 |
|    | (b) | What is cache memory? Explain the different mapping techniques used in the usage of cache     |           |     |

memory.

### UNIT - IV

8. (a) Explain the Booth's algorithm. Apply the booth's algorithm to multiply the numbers (-13) and (+16).

(6M) CO4

(b) Illustrate how the multiplication is performed with the summand addition tree using 3-2 reducers.

(6M) CO4

(OR)

9. (a) Explain the five-stage pipeline organization with a diagram. (6M) CO4


(b) Discuss the hardware and software solutions to handle the data dependency issue of pipelining with an example.

(6M) CO4

\*\*\*

CS/IT221(R18)

(7M) CO3



CS/IT221(R18)

## B.TECH. DEGREE EXAMINATION, JANUARY-2021

Semester IV [Second Year] (Supplementary)

#### COMPUTER ORGANIZATION

Maximum Marks: 60 Time: Three hours Answer Question No.1 compulsorily.  $(12 \times 1 = 12)$ Answer One Question from each unit.  $(4 \times 12 = 48)$ 1. Answer the following: (a) List different types of computers COL (b) What is called the subroutine linkage method? COI COI (c) Define memory access time. (d) Define Interrupt latency. CO<sub>2</sub> (e) List various processor controlled registers. CO<sub>2</sub> (f) How can you define the disk access time? CO<sub>2</sub> (g) Mention any two data transfer signals used in the PCI CO<sub>3</sub> bus. CO3 (h) Differentiate RAM and ROM. (i) What is the meaning of locality of reference? CO<sub>3</sub> (i) What is called data hazard? CO<sub>4</sub> (k) What is the need of guard bits in the arithmetic operations? CO<sub>4</sub> (1) What is the binary equivalent of  $(46.25)_{10}$ ? CO<sub>4</sub> UNIT-I 2. (a) Describe the basic operational concepts of a (6M) CO1 computer. (b) Convert the following pairs of decimal numbers to 5-bit 2's complement numbers then add them. State whether or not overflow occurs in each case. (i) 4 and 11 (ii) 6 and -14 (iii) -13 and 12 (iv) -9 and -14.(6M) CO1

Scanned with CamScanner

## (OR)

| 3. | (a) | Explain different types of addressing modes supported in RISC a system with examples.  | (6M)         | COI |
|----|-----|--|--------------|-----|
|    | (b) | Define subroutine. Explain the use of a stack frame during the execution of the subroutine.  | (6M)         | COI |
|    |     | UNIT – II  |              |     |
| 4. | (a) | Define Interrupt. How to enable and disable the interrupt?   | (6M)         | CO2 |
|    | (b) | What is the need of I/O interfaces? Explain how they control the data transfer?  | (6M)         |     |
|    |     | (OR)   |              |     |
| 5. | (a) | Discuss how the control signals generated for<br>the data path in a 5-stage execution sequence<br>and instruction address generator with neat              | 200          | 202 |
|    | (b) | diagrams. List the sequence of actions needed to fetch and execute the following instructions.  (i) Add R3,R4,R5 (ii) Load R5, X(R7) (iii) Store R6, X(R8) | (6M)         |     |
|    |     | UNIT – III   |              |     |
| 6. |     | Explain the Asynchronous data transfer with hand shaking signals.  | (6M)<br>(6M) |     |
|    | (0) | Discuss in detail about the parallel interface.  | (OIVI)       | COS |
|    |     | (OR)   |              |     |
| 7. | (a) | What is DMA (Direct Memory Access)? Discuss in detail the role of the DMA controller   | ((3.4)       | 003 |
|    | (b) | in detail.  Explain the concept of virtual memory in detail.   | (6M)<br>(6M) |     |

#### UNIT - IV

| 8. | (a) | Explain the pipelined execution in the ideal   |
|----|-----|--|
|    |     | case. Explain how that is effected with memory |
|    |     | delays?  |

(6M) CO4

(b) What is the effect of conditional branching on the pipeline? Explain the concepts of delayed branch and dynamic branch prediction.

(6M) CO4

## (OR)

9. (a) Write the register configuration of the sequential circuit binary multiplier. Explain the steps of how the multiplication of 1101 and 1011 is performed?

(6M) CO4

(b) Design the 4-bit carry-look ahead adder with generating and propagate functions. Explain.

(6M) CO4

\*\*\*

CS/IT221(R18)

05/17

| Hall T | icket N | umbe | r: |  |
|--------|---------|------|----|--|
|        |         |      |    |  |
|        |         | - 1  |    |  |
|        |         |      |    |  |

CS/IT221(R18)

## B.TECH. DEGREE EXAMINATION, DECEMBER-2021

Semester IV [Second Year] (Supplementary)

#### COMPUTER ORGANIZATION

Time: Three hours Maximum Marks: 60 Answer Question No.1 compulsorily.  $(12 \times 1 = 12)$  Answer One Question from each unit.  $(4 \times 12 = 48)$ 

| 1. | Ans | swer the following:                                 |                 |
|----|-----|---|-----------------|
|    | (a) | List any three data transfer instructions.          | CO <sub>1</sub> |
|    | (b) | Write any two memory operations.                    | CO <sub>1</sub> |
|    | (c) | What is store operation?                            | CO <sub>1</sub> |
|    | (d) | What is the role of micro programmed control unit?  | CO <sub>2</sub> |
|    | (e) | Differentiate between SRAM and DRAM.                | CO <sub>2</sub> |
|    | (f) | Differentiate between maskable and non-maskable     |                 |
|    |     | interrupt.  | CO <sub>2</sub> |
|    | (g) | Where the return address from the interrupt-service |                 |
|    |     | routine is stored?                                  | CO <sub>3</sub> |
|    | (h) | List any two functions of I/O interface.            | CO <sub>3</sub> |
|    | (i) | How DMA differs from the interrupt mode?            | CO <sub>3</sub> |
|    | (j) | How many bits the mantissa of a fraction occupy in  |                 |
|    |     | IEEE 32 bit representation?                         | CO <sub>4</sub> |
|    | (k) | What is structural hazard?                          | CO4             |
|    | (1) | Define Memory delays in Pipelining.                 | CO4             |

### UNIT-I

2. (a) Draw and explain the block diagram of a complete processor. (6M) CO1
(b) What do you mean by addressing mode? Discuss about any five addressing modes with suitable examples. (6M) CO1

(OR)

| 3. |        | List and explain the steps involved in the execution of a complete instruction.  Discuss about various functional units of a computer.                                      | 0.0000       | CO1 |
|----|--------|---|--------------|-----|
|    |        | UNIT – II   |              |     |
| 4. | 82.150 | Explain the basic organization of a micro programmed control unit and the generation of control signals during micro program.  Compare memory mapped I/O and IO mapped I/O. | (6M)         |     |
|    |        | (OR)  |              |     |
| 5. | E N    | What are the advantages and disadvantages of hardwired and micro programmed control? Explain how control signals are generated using micro programmed control?              | (6M)<br>(6M) |     |
|    |        | UNIT – III  |              |     |
| 6. | •      | What is Cache memory? Explain the different mapping functions. What are the different types of bus interfaces? Explain in detail USB bus organization.                      | (6M)         |     |
|    |        | (OR)  |              |     |
| 7. |        | Explain internal organization of memory chips.<br>Explain the Address Translation in Virtual  | (6M)         |     |
|    |        | Memory.   | (6M)         | CO3 |
|    |        | UNIT – IV   |              |     |
|    |        | Design a 4-bit Adder / Subtractor for floating point numbers.  Discuss any three representations of Signed  | (6M)         | CO4 |

integers with suitable examples.

(OR)

9. (a) Design a 2x3 array multiplier. (6M) CO4
(b) Design a basic pipeline. What are the basic pipeline stages? Show the instruction execution in it. (6M) CO4

\*\*\*\*

CS/IT221(R18)

(6M) CO4