

#### Department of CSE

#### Semester Final Examination, Spring 2020

Name: Rashik Rahman

Reg ID: 17201012

Year: 3rd

Semester: 2nd

Course Code: CSE 317

Course Title: Computer Architecture

Date: 2.11.2020

"During Examination and upload time I will not take any help from anyone. I will give my exam all by myself."

#### University of Asia Pacific

#### **Admit Card**

Final-Term Examination of Spring, 2020

Financial Clearance

PAID

Registration No : 17201012 Student Name : Rashik Rahman

Program : Bachelor of Science in Computer Science and

Engineering


SI.NO.	COURSE CODE	COURSE TITLE	CR.HR.	EXAM. SCHEDULE
1	CSE 313	Numerical Methods	3.00	
2	CSE 314	Numerical Methods Lab	0.75	
3	CSE 315	Peripheral & Interfacing	3.00	
4	CSE 316	Peripheral & Interfacing Lab	1.50	
5	CSE 317	Computer Architecture	3.00	
6	CSE 319	Computer Networks	3.00	
7	CSE 320	Computer Networks Lab	1.50	
8	CSE 321	Software Engineering	3.00	
9	CSE 322	Software Engineering Lab	0.75	

Total Credit:

- 1. Examinees are not allowed to enter the examination hall after 30 minutes of commencement of examination for mid semester examinations and 60 minutes for semester final examinations.
- 2. No examinees shall be allowed to submit their answer scripts before 50% of the allocated time of examination has alansed.
- $3. \ No \ examinees \ would \ be \ allowed \ to \ go \ to \ washroom \ within \ the \ first \ 60 \ minutes \ of \ final \ examinations.$
- 4. No student will be allowed to carry any books, bags, extra paper or cellular phone or objectionable items/incriminating paper in the examination hall.
  Violators will be subjects to disciplinary action.

This is a system generated Admit Card. No signature is required.

Admit Card Generation Time: 27-Oct-2020 08:43 PM



17201012

Instruction viernory address is placed on the instruction memory from program counter. As each instruction is of 4 words. So every time PC passes an address to instruction memory it increaments by 4 using. an adder. Instruction memory retrieves and passes the instruction connesponding to that instruction address.

# Ofon the 1st instruction (Lux \$54, 12 (\$50)):

As it is an I-type instruction so the number of \$50 that is 16 would be passed to read register I and the content of \$50. That is the base address would come out of read data I. It is the base address would come out of read data I. It is offset would be convented to 325it effset wing sign ALV and we'll get the RGE physical address from ALV result. It is physical address is passed to the address from ALV result. It is physical address is passed to the address pont of the memory. Now MemRead and MemtoReg are SFT so data address, and pass it to write data in Register Sile. Is passed to write o register. This is how data is fetched from memory and stored in register.

# in for the 2nd instruction (sw \$to, 12(450)).

As if is an I-type instruction so the ALUSTER is SET. The number of \$50 that is 16 is passed to read register I and we get the content of \$50 that is other base address from read data. Now the number of \$10 that is 8 is passed to read register I and it's content that is the data to be stored is enthe output of read data 2. The 16 bit offset of is convented to

Scanned with CamScanner

32 bit offset using sign extend. Now the base ad address and offset is passed to ALU. ALV adds them thus we get the piphysican address where we weant to stone the data. This physical address and data to be stoned is passed to P data memony where Membrite is SET so de data is written into memony.

(ii) For the 3nd instruction (add Add \$to, \$\$, \$\$\_2):

As it is a R-type instruction so BALUSTIC MUX
is CLEAR. The number of \$\$, \$\$ \$5\_2 Heat is 17\$ \$18
is passed to nead register 1& read register 2 accordingly.
Thus use get the content of \$\$, \$\$ \$5\_2 from
read data 1 and read data 2. These two data goes to
ALU, ALU so add them. Then the result directly
goes to MemtoReg MUX as it is CLEAR so it'll pass
the data to register file's write data section. The
mumber of \$to that is 8 is passed to write register,
and Reg Write is SET so the data is stored in \$to.

(iv) for the 4th instruction (A[x]=P+A[x+8]):

A[12] = Y + A[12+8] = Y + A[20]

A → \$50 (16) Y → \$9, (17)

temp-> \$to(8)

50 the instructions are: \$0 (\$50)

b) add \$to, \$to, \$5,

c) sw \$to, 48(\$50)

#### 1 lw \$20, 80(\$50) ;"

At is I-type instruction BD so All'sne is SET. The number of \$50 that is 16 is passed to read register 1. And we'll get it's content that is the base address from read data 1. 16 bit offset is convented to 32 bit using sign extend. How the base address and offset will got ALV and ALV will add them thus we'll get the physical physical address from ALV result. This physical address goest to data memory where MemRead Is memtoken Mux is SET & so the data memory fetches data from that address and pass that data to write register section of register file. Number of \$10 that is \$1's passed to write pregister and Regwrite is SET so the data is saved to \$to.

### b) adda \$to, \$to, \$si:

The second instruction is R-type so ALD-snc is CLEAR.

The number of Ito & \$5, is that is 8\$ 17 is passed to
read register I & read register 2. Thus we get the content
of these two two from read data I & read data Z. These
two data is passed to ALV. ALV adds them thus we get
the result from ALV result. The result is passed to
MemtoReg & Mux but as it is CLEAR so the ROMUX
passes the result to write data section of register
file. The number of Ito that is 8 is passed to
register write pregister and Regularite is SAT. So
the presult is stored is \$to

7.

#### ( ) seo \$ to, @ 48 (\$50) !

As it is an I-type instruction so ALUsna is SET. The number of \$50 that is 16 is passed to read register I and the number of \$10 that is 8 is passed to read register 2. Thus we get the content of \$50 that is the base address from tread data I and content of \$10 that is the data to be stored from read data 2. 16 bit offset is convented to \$25 th offset. Base address and offset is passed to: ALU thus we get physical address from ALU thus we get physical address from ALU result. This physical address and data is to be stored is passed to data memory. As Membrite stored is passed to data memory stores the data at its \$10 passed is passed to data memory stores the data at its \$10 passed is passed to data memory stores the data at its \$10 passed is passed to data address.

### Answer to the a. No. 2 (a)

Block addresses.

12+20,12+16, 12+25 9 32, 28, 37

#### (i) Dinect mapped:

fequested address	Hit	,0	1	2.	3	4	5	6	7	8	9	0 1	12	13	14	5/1
32.	4x:47	[0] mru										, ,	2			
28	miss			$\downarrow$	1	1	1	$\downarrow$	L				Men IIZ			Y
37	vniss					100	57mm									

### is) Sol associative:

a) Zway:

So we'll mad me addresses with 8 and deceicle which set the block should mapped to and will use LRU replacement technique.

P.5.0

,	,		Set	0	set	,1	sei	-2	5.0	¥3	Ses	+4	sel	5	Se	1.6	set a	7.
	Requested	Hit wiss	0	1	2	3	4	5	6	7	8	9	10	17	]12	13	19/15	6
		wiss	1631								17				f	<i>J</i> .		
	28	w(4)								. 34	(8Imou							
	37	\$ 667 July 1										1 2 2	[EE]				4.5	

b) 4 way: 16:= 4 sets.

<i>'-</i>			seti	5	_	Γ3	رج	£ 1	ī	1	201	- 2		1 (01)	2
Request address	ed hit	1)0	1	2	3	9	_	6	7	8	-	7.	1	12/13 . [	4/15/
32	w's5	menze													1-7
28	wiss		The work			1			-						
1		*	4	7	1	The state of the s						1			
37		1		1		Men						$\perp$			

e) 8 way:
16 = 2 sets

											_							-	
					Se	t	0	5.					-5	e	t 1	_			
	Requested address	hit!	0	-1	2	3	9	5	6	7		3	9	10	u	12	)13  - 	114	15
,	32	m155	men to			,			fre						L	1	1		$\int$
	28	mi'ss '		[IZmam	}			^		100	,	1	V						
	37	m155									(87mam								

d) 16 way/full associtive:

Requests address		0	1	2	3	4	5/6	7	8	Plo	Ju	12	13/10	15
32	· ·	menzoz		X		,								
28	miss)		mem [1]					. }.		. *				1
37	niss			men [2]					-	-				

#### Answer to the O. No. 2(6)

Ociven,

Cache size = 32 wonds Main memory sizez 5/2 words Block size = 4 wonds.

" Memory blocks = 512 = 128 blocks cache lines = 32 2 8 blocks.

Total bit for physical address = 1092 (512) = 9 bits

Index = log\_ (radu lines) = log\_(8) = 3 bit

Offsel = 10g, (block size) = log\_2(4) = 2 hit

Tog bit = 9 - 3-2 = 4 hit par.

(i) Guiven,

Cache size=16 words

Main memory size = 69 words block size = 4 words

". Memory blocks = 64/4 = 16 blocks Cache line = 16/4 = 4 blocks.

. '. Total bit = 1082 (64) = 64:40

Index = 1092 (04) = 2 sits

Offset = log\_ (4) = 2 bit.

Tag bit = 6-2-2 = 2 bit

(iii) Griver,

cache size=16 words

main memory size = 128 words block size = 4 words

i. memory block = 128/4 = 32 blocks cache line = 16/4 = 4 blocks

.1. Total bits = log\_ (128) = 7 bits

Index =  $log_2(4) = 2$  bit Offset =  $log_2(4) = 2$  bit Tag bit = 7 - 2 - 2 = 3 bit Many.

(iv) Guven,

cache size=32 words memory size=1024 words block size=4 words

1. Fotol bits = log (1024)= numory block = 1024/9 = 256 blocks cache line = 32/4 = 8 blocks

· Andex= log\_ (1024) = 10 5its Total bits = log\_2 (1024) = 10 5its

:. Index = 1092(8) = 3 bit

: Offset = log2 (4) = 2 bit

: Tag bit = 10-3-2=5 bit

Amer

O Gwen,

Cache size = 8 words

ne mory 3ize = 16 words.

black size = 4 words

memory block = 16/4 = 4 blocks

cache line = 8/4 = 2 blocks

1. Total bit = log\_2(16) = 4 bit

1.9ndex = log\_(2) = 1 bit

iostset = log\_ (4) = 2 bit

r.Tag bit = 4-1-2 = 1 bit

Ang

Answer to the Q. No. 3(a).

Instructions = 12+7 = 19 Stage = 5 es

101			1	-			-						.,		1			-	1-	1	-		
SI	I	12	T3	54	Is	F	IA	Is	Ig	I,	. Ju	1/12	1/2	. F4	415	I16	J17	718	119				
52		I	12	I3	29	I5	IG	Iz	78	Ig	IID	In	I12	I13	I14	IIS	I16	I17	IIS	T19	7		1.
53	,		I	I	13	Ī4	I5	76	Iz	Ig	Ig	Tio	2,1	TIZ	113	I,a	4	$I^{Il}$	I17	Fis	IB		
54	t vites	4		71	12	13	Iq.	<b>I</b> 5	Ic	77	I8	Ig	Iw	In	5,2	. I <sub>13</sub>	114	IIS	I16	I17	IIB .	I.19	$\overline{}$
35		A		- !	T <sub>1</sub>	$I_2$	$I_3$	14	Is/	Ig	I7/	$I_8$	19	$I_{io}$	$I_{ll}$	I <sub>12</sub>	1,3/	I19/	IIS	16/	17/	T <sub>is</sub>	I19

Here K=5, n=19:

Total time for pipeline=k+n-1=5+19-1=23 clock cycles. Total time for non pipeline= nxx=5x19=95 clock cycles. Speed up = Total clock cycle for nonpipeline = 95 = 4.1304
Total clock cycle for pipeline = 23 = 4.1304

$$\frac{5 \times 19}{(5+19-1)\times 19} = \frac{95}{43}$$

$$95+20$$

= 0.8261 = 82.61%

#### Answer to the Q No. 3(b)

Non pipeline;

Instruction lateracy = 2(stage time)= (12+15+8+18+20) ng = 93 ns

instructions = 1000 H2 = 1012

. execution time = 73 × 10/2 = 73 876 ns

for pipeline;

Instruction latercy = max. stage time x no. of stages = 20x5 = 100 ns

execution time = 100+20x1011 = 20320 ms.

Anso

#### Answer to the Q. NO. 3CC)

## for pipeline;

	Si	$I_1$	$I_2$	$I_3$					
•	52		7,	92	73				III
	53			ち	$I_2$	I3			
	34	+			I,	Fc	73		
	S5-			ķ		I	In	3	

There would be data hazard as the \$50 of instruction 2 is loaded to pipeline before the instruction I stones new value to \$52, same goes for instruction 3 it'll also cause data hazard.

for non-pipklines

							-			-	-				
51	7,	J2	J3										_		
52				$I_1$	$T_2$	I3									
52							$I_1$	$I_2$	3						
-	-		=							71	1/2	13			
24	H		$\dashv$	1	-	-			$\neg$				II	$I_2$	I2
135		1	4	_									لـــــــــــــــــــــــــــــــــــــ		

#### Answer to the Q. NO. 4(a) (OR)

#### Four questions:

- 1) Where an a block be placed in upper level?
- ii) How a block is found if it is in uppen. level?
- (ii) Which block should be replaced & on a miss?
- iv) What happens on a write?

To identify a block we devide block sumber into few segments block number and block offset. It Using block number and offset a wand can be identified in a block. Say & identify word 5. So 6 Lit of 5 is 000101. Block number 0001 and offset of so sword 5 is in block 1 and offset 1.

### Answer to the Q.NO. 4(b) OR

$$X[12] = 2 + X[12+11] - W$$
  
 $X[12] = 2 + X[23] - W$ 

Instructions:

- i) lu \$ to, 92 (\$50)
- ii) & add \$to, \$to, \$5,
- iii) sub, \$to, \$to, \$52
- iv) sw \$10,48(\$50)

Madrine coole:

)				
	100011	10000	01000	000000000000000000000000000000000000000
	OP	NS	p <del>t</del>	offset

(11)						
	000000	01000	10001	01000	00000	100000
	ор	ρş	nt	nd	Shamet	funct


iii						•
	000001	01000	10010	01000	00000	100010
	op	N5	nt		shant	4

iv

101011 10000 01000 0000 0000 00110000)
OP 15 12 0HSet

Answer to the J. No. 9 (c) OR

In computer an initecture memory hierarchy separates computer storage into a hierarchy based on response time, complexity capacity are related so less levels may also be distinguished by their performance. The Goods of memory hierarchy are keep information close to ALU, & increase speed of processing etc.



dimension size: decreases execution time: decreases speed: Increases cost! Increases capacity: decreases complexity: Inscreases.