



University of Asia Pacific

Department of CSE

Mid-Semester Examination, Spring 2020

Name: Rashik Rahman

Reg ID: 17201012

Year: 3rd

Semester: 2nd

Course Code: CSE 317

Course Title: Computer Architecture

Date: 25.08.2020

Answer to the Q. No. 1(a)

There are 5 classic components of a computer.

- Input
- Output
- Memory
- Datapath
- Control.




fig: basic components.






fig: Layer of a computer

②
17201012



Instruction set is the interface between hardware and low level software.



Answer to the Q.No.1 (b)

Let, $I = \text{no. of instructions}$

execution

execution time of A, $E_A = I \times 1.8 \times 300 \text{ ns}$

$$= \cancel{I \times 540 \text{ ns}} \quad I \times 540 \text{ ns}$$

execution time of B, $E_B = I \times 1.4 \times 550 \text{ ns}$

$$= I \times 770 \text{ ns}$$

We got these by using performance equation 2;

execution time = no. of instructions \times CPI \times clock cycle time.

So as E_A is less than E_B then we can say computer A is faster.

We know, $P_x = \frac{1}{E_x}$

$$\therefore \frac{\text{Performance}_A}{\text{Performance}_B} = \frac{E_B}{E_A} = \frac{I \times 540 \text{ ns}}{I \times 770 \text{ ns}} = 0.70$$

$$\therefore \text{Performance}_A = 0.70 \times \text{Performance of B.}$$

So computer A is 0.70 times faster than performance of computer B.

④
17201012

Answer to the Q. No. 2(a)

In MIPS architecture there are 3 types of instruction class. Those are,

- R-type
- I-type
- J-type

R-type instruction is faster than I-type instruction. Cause, R-type instruction is for ~~arithmetic~~ arithmetic operation. Here the source and ~~dest~~ destination operands, ^{value} are stored in registers. And I-type is generally used of memory operation. Like loading data from ~~to~~ memory or storing data to memory. R-type works with register and I-type mostly works with memory.

So as R-type is register reference instruction and I-type is memory reference instruction that's why R-type is faster.

(5)

17201012

Answer to the Q. No. 2(b)

$$X[i] = Z + X[i+5]$$

Here, $i = 12$

So, $X[12] = Z + X[17]$

Let,

$$X = S_0$$

$$Z = S_1$$

So, $S_0 = 16 = (10000)_2$

$$S_1 = 17 = (10001)_2$$

$$\text{add} = 32 = (100000)_2$$

$$\text{lw} = 33 = (100001)_2$$

$$\text{sw} = 34 = (100010)_2$$

$$\text{to} = 8 = (01000)_2$$


Machine code:

i) $\text{lw } \$t_0, 68(\$S_0)$


100001	10000	01000	0000 0000 0100 0100
op	rs	rt	offset

⑥
17201012

ii) add \$t0, \$s1, \$t0



iii) SW \$t0, 48(\$s0)



Answer to the Q. No. 3(a)

Here,

$$\text{multiplicand} = (2 \times 5) + 4$$

$$\therefore m = 2 + 4 = 6 = 00110$$

~~multiplier~~ $\therefore -m = 11010$

$$\text{multiplier} = -4 = 11100$$

Iterations	Step	Multiplicand	Product	Extra bit
0	Initial	00110	00000 11100	0
1	1. $P_0 E_x = 00$ 1c. No operation	00110	00000 11100	0
	2. \vec{P}^1 ARS	00110	10000 01110	0
2	1. $P_0 E_x = 00$ 1c. No operation	00110	10000 01110	0
	2. \vec{P}^1 ARS	00110	11000 00111	0
3	1. $P_0 E_x = 10$ 1b. $P(L) = P(L) - m$	00110	00010 00111	0
	2. \vec{P}^1 ARS	00110	10001 00011	1
4	1. $P_0 E_x = 11$ 1c. No operation	00110	10001 00011	1
	2. \vec{P}^1 ARS	00110	11000 10001	1
5	1. $P_0 E_x = 11$ 1c. No operation	00110	11000 10001	1
	2. \vec{P}^1 ARS	00110	11100 01000	1
			result = 01000	

$$\therefore \text{Ans} = -24 = 01000$$

8

17201012

Answer to the Q.No. 3(b)

~~Bo~~

Booth's algorithm is based on multiplication version 3. But has slight changes. Like, in booth's we do arithmetic right shift and also can add negative multiplicand to P(L). Thus hardware solution will be more like version 3. But just arithmetic right shift.




Fig: Hardware Solution.
Product register is initialized with multiplier on right and there'll be an extra bit.