



## Department Of Computer Science and Engineering

**Course Title:** VLSI Lab

**Course Code:** CSE 458

**Lab Report:** 06

**Experiment Name:** Directed Testing or Digital Sub-System

**Submitted To:**

**Md Sabbir Ahmed**

Lecturer

Department Electrical & Electronic  
Engineering

**Submitted By:**

**Labanya Saha**

Reg No:21201059

Roll:59

Sec:B1

Experiment Date:06.09.2025

Submission Date: 15.10.2025

## Objective:

Most digital ICs are developed using semi-custom IC design methodologies, which rely on HDL-based design and EDA tools for synthesis, placement, and routing.

Semi-custom methods include:

- 1) Standard Cell-based ASIC Design
- 2) Gate Arrays
- 3) FPGA

In ASIC design, pre-designed library cells are used, giving flexibility in cell placement and routing. The top-down design flow starts from system-level specifications, then proceeds to behavioral and RTL models for functional verification through simulation.

This experiment aims to:

- 1) Explore EDA Playground for RTL design.
- 2) Understand Verilog testbenches using directed testing.

## Task 1:

Write the verilog code of a 2/1 mux. Test your code with a direct testbench. Show the code of the circuit, its testbench, and the output obtained from the simulator. Also, show the waveform of the signals.

Design Code:

design.sv

```
1 // your design code
2 module mux21 (input a,b,s, output y);
3   assign y = ~s & a | s & b;
4 endmodule
```

## Test Bench Code:

testbench.sv



```
1 module stimulus( ); // No in, out
2 reg a,b,s; // inst. In dut
3 wire y;
4 // instantiate DUT
5 mux21 dut (
6   .a (a),
7   .b (b),
8   .s (s),
9   .y (y));
10 // apply inputs one at a time
11 initial begin
12   //sequential block
13   a = 0; b = 0; s = 0; #10; //apply inputs, wait 10ns
14   s = 1; #10;
15   b = 1; s = 0; #10;
16   s = 1; #10;
17 end
18 initial begin
19   $display("At Time: %d input a=%d", $time, a);
20   $display("At Time: %d input b=%d", $time, b);
21   $display("At Time: %d input s=%d", $time, s);
22   $display("At Time: %d output y=%d", $time, y);
23   #12;
24   $display("At Time: %d input a=%d", $time, a);
25   $display("At Time: %d input b=%d", $time, b);
26   $display("At Time: %d input s=%d", $time, s);
27   $display("At Time: %d output y=%d", $time, y);
28   #12;
29   $display("At Time: %d input a=%d", $time, a);
30   $display("At Time: %d input b=%d", $time, b);
31   $display("At Time: %d input s=%d", $time, s);
32   $display("At Time: %d output y=%d", $time, y);
33   #12;
34   $display("At Time: %d input a=%d", $time, a);
35   $display("At Time: %d input b=%d", $time, b);
36   $display("At Time: %d input s=%d", $time, s);
37   $display("At Time: %d output y=%d", $time, y);
38 end
39 // Waveform dumping
40 initial begin
41   $dumpfile("dump.vcd");
42   $dumpvars;
43 end
44 endmodule
```


## Output:

```

[2025-10-15 02:32:27 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL:  xrun    23.09-s001: Started on Oct 14, 2025 at 22:32:28 EDT
xrun:  23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
      Top level design units:
          stimulus
Loading snapshot worklib.stimulus:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run
At Time:                0 input a=0
At Time:                0 input b=0
At Time:                0 input s=0
At Time:                0 output y=x
At Time:               12 input a=0
At Time:               12 input b=0
At Time:               12 input s=1
At Time:               12 output y=0
At Time:               24 input a=0
At Time:               24 input b=1
At Time:               24 input s=0
At Time:               24 output y=0
At Time:               36 input a=0
At Time:               36 input b=1
At Time:               36 input s=1
At Time:               36 output y=1
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:  xrun    23.09-s001: Exiting on Oct 14, 2025 at 22:32:29 EDT (total: 00:00:01)
Finding VCD file...
./dump.vcd
[2025-10-15 02:32:29 UTC] Opening EPWave...
Done

```

Waveform:



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

## Task 2:

Write the verilog code of a 4/1 mux. Test your code with a direct testbench. Show the code of the circuit, its testbench, and the output obtained from the simulator. Also, show the waveform of the signals.

### 4:1 Mux Verilog Code

#### Design Code:

```
1 // Code your design here
2 module mux41 (
3     input a, b, c, d,
4     input [1:0] s,
5     output y
6 );
7     assign y = (~s[1] & ~s[0] & a) |
8                (~s[1] & s[0] & b) |
9                ( s[1] & ~s[0] & c) |
10               ( s[1] & s[0] & d);
11 endmodule
12
```

#### Test Bench Code:

```

1 `timescale 1ns/1ps
2 module stimulus();
3
4 // Input and output declarations
5 reg a, b, c, d;
6 reg [1:0] s;
7 wire y;
8 mux41 dut (a, b, c, d, s, y);
9 initial begin
10 // Create VCD file for waveform viewing
11 $dumpfile("dump.vcd");
12 $dumpvars(1, stimulus);
13 $display("-----");
14 $display("Time(ns)\ts1 s0 | a b c d | y");
15 $display("-----");
16 a=0; b=0; c=0; d=0; s=2'b00; #10;
17 $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1], s[0], a,b,c,d,y);
18 a=1; s=2'b00; #10; // y = a
19 $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1], s[0], a,b,c,d,y);
20
21 // Test Case 3: Select input b
22 b=1; s=2'b01; #10; // y = b
23 $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1], s[0], a,b,c,d,y);
24
25 // Test Case 4: Select input c
26 c=1; s=2'b10; #10; // y = c
27 $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1], s[0], a,b,c,d,y);
28
29 // Test Case 5: Select input d
30 d=1; s=2'b11; #10; // y = d
31 $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1], s[0], a,b,c,d,y);
32
33 // Random Input Check
34 a=1; b=0; c=1; d=0;
35 s=2'b00; #10; $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1],
36 s[0], a,b,c,d,y);
37 s=2'b01; #10; $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1],
38 s[0], a,b,c,d,y);
39 s=2'b10; #10; $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1],
40 s[0], a,b,c,d,y);
41 s=2'b11; #10; $display("%4t\t%b %b | %b %b %b %b | %b", $time, s[1],
42 s[0], a,b,c,d,y);
43
44 $display("-----");
45 $finish;
46 end
47 endmodule
48

```


**Output:**

```
[2025-10-15 02:22:55 UTC] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' design.sv testbench.sv
TOOL: xrun 23.09-s001: Started on Oct 14, 2025 at 22:22:55 EDT
xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
Top level design units:
stimulus
Loading snapshot worklib.stimulus:sv ..... Done
xcelium> source /xcelium23.09/tools/xcelium/files/xmsimrc
xcelium> run




-----
Time(ns)    s1 s0 | a b c d | y
-----
10000    0  0 | 0 1 0 1 | 0
20000    0  1 | 0 1 0 1 | 1
30000    1  0 | 0 1 0 1 | 0
40000    1  1 | 0 1 0 1 | 1
50000    0  0 | 1 0 1 0 | 1
60000    0  1 | 1 0 1 0 | 0
70000    1  0 | 1 0 1 0 | 1
80000    1  1 | 1 0 1 0 | 0
-----

Simulation complete via $finish(1) at time 80 NS + 0
./testbench.sv:54      $finish;
xcelium> exit
TOOL: xrun 23.09-s001: Exiting on Oct 14, 2025 at 22:22:57 EDT (total: 00:00:02)
Finding VCD file...
./mux41_tb.vcd
[2025-10-15 02:22:57 UTC] Opening EPWave...
Done
```


Waveform:




Note: To revert to EPWave opening in a new browser window, set that option on your profile page.







Note: To revert to EPWave opening in a new browser window, set that option on your profile page.



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.