



## Department Of Computer Science and Engineering

**Course Title:** VLSI Lab

**Course Code:** CSE 458

**Title:** Design of CMOS inverter circuit in Cadence Virtuoso Schematic Editor and Performing Transient Simulation with Spectre and DC Analysis.

**Submitted To:**

**Md Sabbir Ahmed**

Lecturer

Department Electrical & Electronic  
Engineering

**Submitted By:**

**Labanya Saha**


Reg No:21201059

Roll:59

Sec:B1


Submission Date: 15.09.2025

## Cadence:



```
user_21@cad_vlsi:exp_2
login as: user_21
user_21@103.231.177.50's password:
Last login: Fri Sep 12 23:37:45 2025 from 103.7.120.96
[user_21@cad_vlsi ~]$ cd 059
[user_21@cad_vlsi 059]$ ls
exp_2  exp_3
[user_21@cad_vlsi 059]$ cd exp_2
[user_21@cad_vlsi exp_2]$ csh
*****
*****      Welcome to Cadence Tools      *****
*****
[user_21@cad_vlsi exp_2]$
```

## Virtuoso:



## Circuit Diagram:

### CMOS Inverter Schematic Description

The above schematic represents a CMOS inverter implemented using one PMOS and one NMOS transistor. The PMOS transistor (PM0) is connected at the top, with its source tied to the positive supply voltage ( $V_{dd} = 1.2\text{ V}$ ), while the NMOS transistor (NM0) is

connected at the bottom, with its source tied to ground. Both transistors share a common gate connection, which serves as the input ( $V_{in}$ ), and a common drain connection, which forms the output ( $V_{out}$ ).

## **Key Components:**

### **1. Transistors:**

PMOS: Model g45p1svt, width 120 nm, length 45 nm.

NMOS: Model g45n1svt, width 120 nm, length 45 nm.

### **2. Input Source (V0):**

A pulse voltage source generating a digital-like waveform.

#### **Parameters:**

- Low voltage = 0 V
- High voltage = 1.2 V
- Rise time = 3 ns ( $t_r = 3$ ).

### **3. Power Supply (V1):**


DC voltage source providing  $V_{dd} = 1.2$  V.

### **4. Connections:**

The input ( $V_{in}$ ) drives the gates of both NMOS and PMOS transistors.

The output ( $V_{out}$ ) is taken from the common drain connection.

The PMOS source is connected to  $V_{dd}$ , while the NMOS source is connected to ground.



### Transient Analysis Setup:


In Cadence Virtuoso ADE Explorer, the Transient (tran) analysis was selected. The stop time was set to 100n to capture several input cycles, with moderate accuracy. Input (Vin) and output (Vout) . Finally, the simulation was run to observe the inverter's time-domain behavior.

### DC Analysis Setup:


For DC analysis in Cadence Virtuoso ADE Explorer, the DC analysis was selected. The input source was defined using a vpulse component. The DC parameter sweep was applied to the input voltage, with start = 0 V and end = 1.5 V. This setup allowed plotting of the DC transfer characteristics (Vin vs. Vout) of the CMOS inverter.

### Output:

#### Trans:



## DC:



## Key Observations

**The waveform simulation produced two primary signals:**

**Input Voltage (Vin):**

- The red waveform represents the input.
- It is a square wave toggling between 0 V (LOW) and 1.2 V (HIGH).

**Output Voltage (Vout):**

- The green waveform represents the output.
- It toggles between 0 V and 1.2 V, and is the inverse of Vin.
- When Vin = HIGH, Vout = LOW, confirming inverter operation.

**Circuit Function:**

The circuit behaves as a CMOS inverter (NOT gate). The waveform confirms correct inversion with clean rail-to-rail switching.

**Purpose of Analysis:**

The transient analysis verifies switching behavior, timing performance, and logic functionality of the CMOS inverter. It ensures that the output correctly follows the inverse of the input.

**Timing Parameters:**

- **Rise Time (t<sub>r</sub>):**  
t<sub>r</sub>=27.6168 ns-27.4784 ns=0.1384 ns
- **Fall Time (t<sub>f</sub>):**  
t<sub>f</sub>= 44.5811 ns-44.4643 ns =0.4577 ns

**Conclusion**

The transient results verify that the designed circuit operates as a CMOS inverter (NOT gate). The output shows a clear and full-swing inversion of the input, with short rise and fall times, demonstrating correct digital switching and stable logic performance.