



Department Of Computer Science and Engineering

Course Title: VLSI Lab

Course Code: CSE 458

Lab Report: 04

Experiment Name: Characterization of a MOSEFT

Submitted To:

Md Sabbir Ahmed

Lecturer

Department Electrical & Electronic
Engineering

Submitted By:

Labanya Saha

Reg No:21201059

Roll:59

Sec:B1

Experiment Date:15.09.2025

Submission Date: 29.09.2025

Objective:

- 1) To construct the schematic of an NMOS transistor using the Cadence Virtuoso tool.
- 2) To simulate the device and evaluate its electrical characteristics under different biasing conditions.
- 3) To perform DC sweeps in order to generate:
 - i) I_{ds} vs V_{ds} plots for a range of gate voltages (V_{gs}).
 - ii) I_{ds} vs V_{gs} plots for varying drain voltages (V_{ds}).
- 4) To execute parametric analysis of the drain current with respect to drain-to-source voltage and study its variation with gate bias.

Introduction:


The MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) is a fundamental device in modern electronics, widely used in both analog and digital circuits. Its operation is based on controlling the flow of carriers in a semiconductor channel by applying voltage at the gate terminal.

Characterizing a MOSFET involves analyzing its I–V behavior under different biasing conditions. From I_{ds} – V_{ds} and I_{ds} – V_{gs} plots, important parameters such as threshold voltage (V_{th}), transconductance (g_m), and operating regions (cut-off, linear, and saturation) can be identified. Using Cadence simulations, these characteristics can be observed and studied, which is essential for circuit design and performance analysis.


Cadence:

```
user_21@cad_vlsi:exp_4
login as: user_21
user_21@103.231.177.50's password:
Last login: Sun Sep 28 14:34:23 2025 from 192.168.9.71
[user_21@cad_vlsi ~]$ cd 059
[user_21@cad_vlsi 059]$ ls
exp_2 exp_3 exp_4 qaLog.txt
[user_21@cad_vlsi 059]$ cd exp_04
-bash: cd: exp_04: No such file or directory
[user_21@cad_vlsi 059]$ cd exp_4
[user_21@cad_vlsi exp_4]$ csh
*****
*****      Welcome to Cadence Tools      *****
*****
[user_21@cad_vlsi exp_4]$ virtuoso
Qt Warning: QXcbConnection: XCB error: 1 (BadRequest), sequence: 165, resource id: 90, major code: 130 (Unknown), minor code: 47
```


Virtuoso:




Schematic Design of NMOS:




Schematic Design of NMOS (I_{ds} vs V_{ds})




Graph of I_{ds} vs V_{ds} :




Schematic Design of NMOS (I_{ds} vs V_{gs}):




Graph of I_{ds} vs V_{gs} :



Parametric analysis for I_{ds} vs V_{ds} :



Graph of I_{ds} vs V_{ds} :



Conclusion:

The NMOS transistor was successfully characterized through Cadence simulations. From the I_{ds} V_{ds} and I_{ds} V_{gs} curves, the distinct operating modes of the MOSFET cut off, linear, and saturation were clearly observed. The I_{ds} V_{ds} plots showed that current rises linearly at first and then levels off, indicating the transition from the triode to the saturation region. Similarly, the I_{ds} V_{gs} plots confirmed that the device remains OFF until the threshold voltage (around 0.6–0.7 V) is reached, after which the drain current increases rapidly, verifying the voltage-controlled nature of the MOSFET. The parametric sweep further demonstrated that larger gate voltages yield higher drain currents. Overall, the results highlight the MOSFET's high input impedance, controllable conduction, and well-defined regions of operation, making it suitable for applications in logic circuits, amplification, and switching systems.