

Department Of Computer Science and Engineering

Course Title: VLSI Lab

Course Code: CSE 458

Lab Report: 05

Experiment Name: Inverter Layout Design

Submitted To:

Md Sabbir Ahmed

Lecturer

Department Electrical & Electronic

Engineering

Submitted By:

Labanya Saha

Reg No:21201059

Roll:59

Sec:B1

Experiment Date:06.09.2025


Submission Date: 15.10.2025


Objective:


The objective of this experiment is to design the layout of a CMOS inverter using the Cadence Virtuoso Layout Editor as part of the VLSI design process. The layout is created by accurately placing various layers such as oxide, diffusion (N-type and P-type implants), polysilicon, metal, and contact layers in compliance with CMOS fabrication rules. Furthermore, a Design Rule Check (DRC) is performed using the Pegasus verification tool to ensure that the layout adheres to all design constraints and fabrication requirements. This process verifies the correctness and manufacturability of the inverter layout before proceeding to the next stages of the VLSI design flow.


Steps Inverter Layout Design:


Cell View Setup:


















The necessary value we used:


	Region name	Length (um)	Width (um)	Remarks	
2	Oxide	0.405	0.12		
3	Nimp	0.545	.26	Nimp overlapping oxide	
				(Min): 0.07 um	
4	Poly	.045	.32	Poly extending to oxide	Poly width Min:
				(Min) : 0.1 um	0.045 um (Fixed
				(Mill) . 0.1 ulli	MOS gate length)
5	Nimp around gate	0.245	.32		
6	Cont	.06	.06	Contact to oxide spacing (Min): 0.03 um	Contact to poly spacing (Min): 0.05 um
7	Metal 1	0.12	0.12	Min Metal 1 to Contact enclosure: 0.03 um	Minimum Metal 1 width: 0.06 um
8	Body tap a.Oxide b. Pimp	a295 b315	a12 b14		
9	PWdummy	1.23 5	0.3 8		

17. III the LSW window select the NWELL layer and draw the NWELL rectangle.


	Region name	Length (um)	Width (um)	Remarks	
11	Pimp	0.545	.26	Pimp overlapping oxide (Min): 0.07 um	
13	Pimp around gate	0.245	.32		
16	Body tap a.Oxide b. Nimp	a295 b315	a12 b14		
17	Nwell	1.235	0.3 8	Min Nwell width: 0.3 um	

DRC Output Check Steps:





The Output:



Result and Discussion

The layout of a CMOS inverter was designed in Cadence Virtuoso Layout Editor using various layers such as oxide, Nimp, Pimp, polysilicon, metal, and contact layers. After completing the layout, a Design Rule Check (DRC) was performed using Pegasus, and the design passed without any errors.

The final three screenshots show the completed inverter layout and the successful DRC verification results.