



MUX




a	b	sel	out
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

sel	out
0	a
1	b





```
9 CHIP Mux {
10   IN a, b, sel;
11   OUT out;
12
13   PARTS:
14   Nand(a= sel, b= sel, out= out0);
15   Nand(a= a, b= out0, out= out1);
16   Nand(a= sel, b= b, out= out2);
17   Nand(a= out1, b= out2, out= out);
18 }
```

DMUX



sel	a	b
0	in	0
1	0	in



```
10 CHIP DMux {
11   IN in, sel;
12   OUT a, b;
13
14   PARTS:
15   Nand(a= sel, b= sel, out= out0);
16   Nand(a= in, b= out0, out= out1);
17   Nand(a= in, b= sel, out= out2);
18   Nand(a= out1, b= out1, out= a);
19   Nand(a= out2, b= out2, out= b);
20 }
```