
CPU32 Project

Overview


- "Classic" RISC machine
 - Load-store architecture (op r,mem)
 - Register-register operations
 - 3-address machine (op r1,r2,r3)
 - R0 = constant zero
- Non-pipelined implementation
 - Multi-cycle
 - Fetch-Decode-Execute-Data Read/Write
- Impractical instruction set!
 - Only supports 32-bit operands
 - Limited set of instructions



Control Signals

Clocked element

- A. Code memory control (loadIR)
- B. Register control (regAWrite)
- C. Immediate/register operand select (inherent control)
- D. Data memory control (dataMemWrite)
- E. Register write data (**RegASource**)



Control Signals


- A. PC load control (**loadPC**)
- B. PC source control (pcSource)
- C. Branch true/false

	28	27 26	25	24 2	23 ZZ	21	20	19	18	17	16	10	14	13	12	11	10	9	Ø	1	О	5	4	3	_		U		
Ор	AL	ALU Func Reg A						Re	eg B	3			R	eg (2										RegA <- RegB op RegC				
0	0	0 (add) 1-31						0		()-31														ADD Ra,Rb,Rc				
0	1	1 (sub) 1-31					0-31						()-31														SUB Ra,Rb,Rc	
0	2	(and)		1	-31		0		()-31														AND Ra,Rb,Rc					
0	3	(or)		1	-31		0		()-31														OR Ra,Rb,Rc					
0	4	(xor)		1	-31		0-31						()-31														EOR Ra,Rb,Rc	
0	5	(swap)		1.				()-31														SWAP Ra,Rc						
0	6	()		1	-31			0)-31				()-31															
0	7	(mul)		1	-31			0)-31				()-31														MUL Ra,Rb,Rc	
31 30 29	28	27 26	25	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Ор	AL	U Func		Re	eg A		Re	eg B	3		15						mm	ediat	te V	alue						0	RegA <- RegB op sex/zex(Immed)		
1	0	(add)		1	-31		0)-31									0 -	<-> (6553	35							ADD Ra,Rb,#dddd	zero extend	
1	1	(sub)		1	-31		0							0 -	<-> (6553	35							SUB Ra,Rb,#dddd	zero extend				
1	2	(and)		1	-31		0		0 <-> 65535													AND Ra,Rb,#dddd	zero extend						
1	3	(or)		1	-31			0	0 <-> 65535														OR Ra,Rb,#dddd	zero extend					
1	4	(xor)		1	-31			0	-32768 <-> 32767														EOR Ra, Rb, #dddd	sign extend					
1	5	(swap)		1	-31			0 <-> 65535															MOVH Ra,#dddd	zero extend					
1	6	()		1	-31			0	0 <-> 65535																				
1	7	(mul)		1	-31	0-31										0 <-> 65535											MUL Ra,Rb,#dddd	zero extend	
31 30 29	28	27 26	25	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Ор	Х	Size		Re	eg A		Reg B																			0	RegA <- mem(RegB + sex(Immed))		
2	Х	XX		1-31			0-31										-,	3276	8 <	-> 3	2767							LD.b Ra,dddd(Rb)	
																												LD.b Ra,(Rb)	dddd = 0
				1																									
31 30 29	28	27 26	25	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
31 30 29 Op	28	27 26 X	25		23 22 eg A	21	20		18 eg B	_		15 15	14	13	12	11	10	9	8 Offs	_	6	5	4	3	2	1		PC <- RegB + sex(
	28		25	Re		21	20	Re	_	_			14	13	12	11			_	set		Ů	4	3	2	1			
Ор	28	Χ	25	Re	eg A	21	20	Re	eg B	_			14	13	12	11			Offs	set		Ů	4	3	2	1		PC <- RegB + sex(
Ор	28	Χ	25	Re	eg A	21	20	Re	eg B	_			14	13	12	11			Offs	set		Ů	4	3	2	1		PC <- RegB + sex(Offset)
Ор	28	Χ	25	Re	eg A	21	20	Re	eg B	_			14	13	12	11			Offs	set		Ů	4	3	2	1		PC <- RegB + sex(JMP dddd(Rb) JMP (Rb)	Offset) dddd=0
Ор		X		Re	eg A 0			Re 0	eg B			15						3276	Offs 8 <-	set -> 3	2767	7	4					PC <- RegB + sex(JMP dddd(Rb) JMP (Rb) JMP dddd	Offset) dddd=0 Rb = R0
Op 2		X		24 2	eg A 0			19	eg B	17	16	15						3276	Offs 8 <-	set -> 3	2767	7					0	PC <- RegB + sex(JMP dddd(Rb) JMP (Rb) JMP dddd	Offset) dddd=0 Rb = R0 Rb = R31,dddd=0
Op 2 31 30 29	28	X X 27 26		24 2 Re	eg A 0 23 22			19 Re	eg B)-31	17	16	15					10	3276 9	Offs 8 <-	7 set	2767 6	5					0	PC <- RegB + sex(JMP dddd(Rb) JMP (Rb) JMP dddd RTS	Offset) dddd=0 Rb = R0 Rb = R31,dddd=0

31	3	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0)p		>	(Conditon				Offset															if (cond) PC <- PC + offset									
	4	4	Х			2-15				-2097152 <-> 2097151																								
21	2	0 ′	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0)p		>	(Offset														PC <- PC + offset														
	4			Х		0				-2097152 <-> 2097151															BRA Offset									
31	30	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	0)p		>	((Offse	et											Reg31 <- PC, PC <- PC + offset	
	4	4		>	(1										-2	097	<mark>'15</mark> 2	<->	209	715	1									BSR Offset	



Multi-Cycle Stages



4

CPUPackage.vhd

- Provides useful definitions and functions that are shared by multiple modules.
 - Definitions for field values of instruction
 - Alu operations (add, sub ...)
 - Branch conditions (beq, bne ...)
 - Functions to extract fields from instruction
 - ir_op() opcode field
 - ir_aluOp() alu operation field etc.
 - Extension function
 - Sex(), Zex()






CPU32.vhd

- Main data paths
 - Code memory
 - Instruction Register
 - Register File (32 32-bit registers)
 - ALU
 - Data Memory
- Program counter data paths
 - PC
 - Next address calculation
 - PC multiplexing.





- Control State Machine
 - Decodes the instruction
 - Controls the data paths
 - Note: Some simple control is done in CPU32.vhd



ALU.vhd

- Implements a range of functions on one or two operands.
 - Arithmetic
 - Add, sub
 - Logical
 - And, or, xor
 - Misc
 - Pass operand through
 - Swap register halves



ALU.vhd

- Combined with R0, which always contains zero, we can obtain:
 - Sub R1,R0,R2 = Negate R1 <= (0-R2)</p>
 - Add R1,R0,R2 = Move R1 <= (0+R2)
- Used with the same register
 - Zero (Rn-Rn)
- Misc
 - eor R2,R2,#-1 = Complement
 - Note sign extended!

Memories

- CodeMemory (Read only = ROM)
 - Contents are loaded from a file when the VHDL is synthesized or a simulation is loaded
- DataMemory (Read/write)
- Registers
 - 3-Port memory
 - 1 Write port A
 - 2 Read ports B & C