

Problem 3

Consider a processor with the following characteristics. Word size is 16 bits and memory size 8K x16. The ALU performs the operations ADD, logic AND on two operands, right shift and logic complement of an operand via gate B. Instructions:

mnemonic	meaning
LOAD X	$AC \leftarrow \text{MEM}(X)$ loads content position X into accumulator
STORE X	$\text{MEM}(X) \leftarrow AC$ puts content of AC into memory position X
ADD X	$AC \leftarrow AC + \text{MEM}(X)$ adds content memory position X to accumulator
AND X	$AC \leftarrow AC \wedge \text{MEM}(X)$ logical AND on memory position X and accumulator
JUMP X	$PC \leftarrow X$ unconditional jump to address X
JUMPZ X	If Z, $PC \leftarrow X$ if result zero, jump to address X
COMP	$AC \leftarrow \overline{AC}$ logical complement of accumulator
RSHIFT	$AC \leftarrow 0, AC[15:1]$ right shift accumulator

Design the corresponding instruction format, datapath and control unit.

Problem 4

Change the datapath and control of a MIPS processor in order to be able to handle the new instruction LUI:

LUI rd,constant $rd \leftarrow \text{constant}, 0, 0, \dots, 0$

101111		00000		rd		constant				
31	26	25	21	20	16	15				0