LC4 Instruction Set		
Mnemonic	Semantics	Encoding
Instructions		
NOP	Do Nothing	0000000
BRn IMM9 <label></label>	N ? PC = PC+1+SEXT (IMM9)	0000100111111111
BRnz IMM9 <label></label>	N Z ? PC = PC+1+SEXT(IMM9)	0000110111111111
BRnp IMM9 <label></label>	N P ? $PC = PC+1+SEXT(IMM9)$	0000101111111111
BRz IMM9 <label></label>	Z ? PC = PC+1+SEXT(IMM9)	000001011111111
BRzp IMM9 <label></label>	Z P ? PC = PC+1+SEXT(IMM9)	0000011111111111
BRp IMM9 <label></label>	P ? PC = PC+1+SEXT(IMM9)	0000001111111111
BRnzp IMM9 <label></label>	PC = PC+1+SEXT(IMM9)	000011111111111
ADD Rd Rs Rt	Rd = Rs + Rt	0001dddsss000ttt
MUL Rd Rs Rt	Rd = Rs * Rt	0001dddsss001ttt
SUB Rd Rs Rt	Rd = Rs - Rt	0001dddsss010ttt
DIV Rd Rs Rt	Rd = Rs / Rt	0001dddsss011ttt
ADD Rd Rs IMM5	Rd = Rs + SEXT(IMM5)	0001dddsss1IIIII
CMP Rs Rt	NZP = signed-CC(Rs-Rt)	0010sss00ttt
CMPU Rs Rt	NZP = unsigned-CC(Rs-Rt)	0010sss01ttt
CMPI Rs IMM7	NZP = signed-CC(Rs-SEXT(IMM7))	0010sss10IIIIIII
CMPIU Rs UIMM7	NZP = unsigned-CC(Rs-UIMM7)	0010sss11UUUUUUU
JSR IMM11 <label></label>	R7 = PC + 1; $PC = (PC & 0x8000) (IMM11 << 4)$	010011111111111
JSRR Rs	R7 = PC + 1; $PC = Rs$	01000sss
AND Rd Rs Rt	Rd = Rs & Rt	0101dddsss000ttt
NOT Rd Rs	Rd = !Rs	0101dddsss001
OR Rd Rs Rt	Rd = Rs Rt	0101dddsss010ttt
XOR Rd Rs Rt	Rd = Rs ^ Rt	0101dddsss011ttt
AND Rd Rs IMM5	Rd = Rs & SEXT(IMM5)	0001dddsss1IIIII
LDR Rd Rs IMM6	Rd = dmem[Rs + SEXT(IMM6)]	0110dddsssIIIIII
STR Rt Rs IMM6	dmem[Rs + SEXT(IMM6)] = Rt	0111tttsssIIIII
RTI	PC = R7; PSR[15] = 0	1000
CONST Rd IMM9	Rd = SEXT (IMM9)	1001dddIIIIIII
SLL Rd Rs UIMM4	Rd = Rs << UIMM4	1010dddsss00UUUU
SRA Rd Rs UIMM4	Rd = Rs >>> UIMM4	1010dddsss01UUUU
SRL Rd Rs UIMM4	Rd = Rs >> UIMM4	1010dddsss10UUUU
MOD Rd Rs Rt	Rd = Rs % Rt	1010dddsss11-ttt
JMPR Rs	PC = Rs	11000sss
JMP IMM11 <label></label>	PC = PC+1+SEXT (IMM11)	110011111111111
HICONST Rd, UIMM8	Rd = (Rd & 0xFF) (UIMM8 << 8)	1101ddd1UUUUUUU
TRAP UIMM8	R7 = PC + 1; PC = (x8000 UIMM8); PSR[15] = 1	1111
Pseudo-Instructions		
RET	JMPR R7	
LEA R1 <label></label>	R1 = address of label	
LC R1 <label></label>	R1 = constant at label	
	Assembly Directives	
.DATA	current memory is data	
.CODE	current memory is code	
.ADDR UIMM16	set current address to UIMM16	
.FALIGN	pad current address to 16-word boundary	
.FILL IMM16	set value at current address to IMM16	
.BLKW UIMM16	reserve UIMM16 words at current address	000000000000000000000000000000000000000
.CONST IMM16	associate IMM16 with preceding label	
.UCONST UIMM16	associate UIMM16 with preceding label	

001: opcode or sub-opcode

ddd: d-register, sss: s-register, ttt: t-register
III: signed immediate, UUU: unsigned immediate, ---: don't care