uart_loopback on FPGA

1. Objective

The purpose of this project is to implement a **UART (Universal Asynchronous Receiver/Transmitter) loopback** on an **FPGA**. In this setup, the **transmitted data (TX)** is directly fed back into the **received data (RX)**, allowing for **self-testing** of the UART functionality.

---

2. FPGA Board and Connections

This project is implemented on the **VSDSquadron FPGA Mini**, which is based on the **Lattice iCE40** series.

Pin Configuration

Signal	FPGA Pin	Description
clk	35	System clock (12 MHz)
tx	6	UART Transmit (TX)
rx	7	UART Receive (RX)

- The **tx (transmit)** and **rx (receive)** pins are internally connected within the FPGA to enable **loopback mode**.
- The system operates on a **12 MHz clock**, which is used to generate the required baud rate for UART communication.

---

3. Working Principle

1. **Data Transmission**:
    - The FPGA sends a **serial data stream** via the **TX** pin.
    - The data is encoded according to the **UART protocol** (Start bit, Data bits, Stop bit).
2. **Loopback Mechanism**:
    - Instead of sending the data to an external device, the **TX pin is internally connected to the RX pin**.
    - This allows the FPGA to immediately receive the same data that it transmitted.
3. **Data Reception**:

- The received data is decoded and stored.
- If the received data matches the transmitted data, it confirms that the **UART communication is functioning correctly**.

---

4. Verilog Code Overview

UART Loopback Module (uart_loopback.v)

This module integrates the UART transmitter and receiver in a loopback configuration.

```
module uart_loopback (
    input clk,        // 12 MHz system clock
    output reg tx,    // UART Transmit
    input rx          // UART Receive (Loopback)
);

reg [7:0] data = 8'b10101010;  // Sample Data
reg [3:0] state = 0;           // State Machine

always @(posedge clk) begin
    case (state)
        0: tx <= 0;        // Start bit
        1: tx <= data[0];  // Transmit bit 0
        2: tx <= data[1];  // Transmit bit 1
        3: tx <= data[2];  // Transmit bit 2
        4: tx <= data[3];  // Transmit bit 3
        5: tx <= data[4];  // Transmit bit 4
        6: tx <= data[5];  // Transmit bit 5
        7: tx <= data[6];  // Transmit bit 6
        8: tx <= data[7];  // Transmit bit 7
        9: tx <= 1;        // Stop bit
       10: state <= 0;     // Reset state for next transmission
```

```
    endcase

    state <= state + 1;
end

endmodule
```

Code Explanation:

- **State Machine**: Handles **data transmission** by shifting out bits one at a time.
- **Start & Stop Bits**: Ensures proper UART frame structure.
- **Loopback Mode**: The tx output is read back into rx for verification.

---

5. FPGA Implementation Steps

Step 1: Synthesis (Yosys)

```
yosys -p "read_verilog uart_loopback.v; synth_ice40 -json uart_loopback.json"
```

- Converts the Verilog design into FPGA logic.

Step 2: Place & Route (NextPNR)

```
nextpnr-ice40 --json uart_loopback.json --pcf constraints.pcf --asc uart_loopback.asc --package hx8k
```

- Maps the synthesized design to FPGA hardware resources.

Step 3: Generate Bitstream (IcePack)

```
icepack uart_loopback.asc uart_loopback.bin
```

- Creates the **binary file** required to program the FPGA.

Step 4: Flash the FPGA (IceProg)

```
iceprog uart_loopback.bin
```

- Uploads the program to the FPGA.
- The UART loopback test begins.

---

6. Simulation & Debugging

Simulation (Icarus Verilog)

iverilog -o uart_loopback_tb.vvp uart_loopback_tb.v uart_loopback.v

vvp uart_loopback_tb.vvp

- Tests the design in a simulation environment.

View Waveforms (GTKWave)

gtkwave uart_loopback_tb.vcd

- Confirms correct transmission and reception of UART data.

---

7. Conclusion

- **Successful UART Loopback Implementation**: The FPGA transmits and receives serial data correctly.
- **Open-Source Tools Used**: Yosys, NextPNR, IceProg, Icarus Verilog.
- **Validated via Simulation and Hardware Testing**.

This project demonstrates **fundamental FPGA-based serial communication**, which can be extended for real-world UART applications.

1.2 Block Diagram

The block diagram shown in Figure 1 shows the key components of the VSDSquadron FPGA Mini (FM) board.



Figure 1: VSDSquadron FPGA Mini (FM) board Block Diagram



Figure 3: Micro-C end of USB cable connected to board

FNC	Pin Type	BANK	Differential Pair	Pin number
IOB_0a	PIO	2	-	46
IOB_2a	DPIO	2	TRUE_of_IOB_3b	47
IOB_3b_G0	DPIO/GBIN	2	COMP_of_IOB_2a	44
IOB_1a	DPIO	2	TRUE_of_IOB_5b	48
IOB_5b	DPIO	2	COMP_of_IOB_1a	45
IOB_6a	PIO	2	-	2
IOB_8a	DPIO	2	TRUE_of_IOB_9b	4
IOB_9b	DPIO	2	COMP_of_IOB_8a	3
IOB_10a	DPIO	1	TRUE_of_IOB_11b	-
IOB_11b_G5	DPIO/GBIN	1	COMP_of_IOB_10a	-
creset_b	CONFIG	1	-	6
IOB_12a_CI_CDONE	CONFIG/DPIO/GBIN	1	TRUE_of_IOB_13b	-
CDONE	CONFIG	1	-	7
IOB_13b	DPIO	1	COMP_of_IOB_12a	9
IOB_16a	PIO	1	-	5
IOB_18a	PIO	1	-	10
IOB_20a	PIO	1	-	11
IOB_22a	DPIO	1	TRUE_of_IOB_23b	12
IOB_23b	DPIO	1	COMP_of_IOB_22a	21
IOB_24a	DPIO	1	TRUE_of_IOB_25b	13
IOB_25b_G1	DPIO/GBIN	1	COMP_of_IOB_24a	20
IOB_29b	PIO	1	-	19
IOB_31b	PIO	1	-	18
IOB_32a_SPI_SO	DPIO/CONFIG_SPI	1	-	14
IOB_33b_SPI_SI	DPIO/CONFIG_SPI	1	-	17
IOB_34a_SPI_SCK	DPIO/CONFIG_SPI	1	-	15
IOB_35b_SPI_SS	DPIO/CONFIG_SPI	1	-	16
VCCPLL	VCCPLL	-	-	29
IOT_36b	DPIO/TC	0	COMP_of_IOT_37a	25
IOT_37a	DPIO/TC	0	TRUE_of_IOT_36b	23
IOT_38b	DPIO	0	COMP_of_IOT_39a	27
IOT_39a	DPIO	0	TRUE_of_IOT_38b	26
IOT_41a	PIO	0	-	28
IOT_42b	DPIO	0	COMP_of_IOT_43a	31
IOT_43a	DPIO	0	TRUE_of_IOT_42b	32
IOT_44b	DPIO	0	COMP_of_IOT_45a	34
IOT_45a_G1	DPIO/GBIN	0	TRUE_of_IOT_44b	37
IOT_46b_G0	DPIO/GBIN	0	-	35
IOT_47a	PIO	0	-	-
IOT_48b	DPIO	0	COMP_of_IOT_49a	36
IOT_49a	DPIO	0	TRUE_of_IOT_48b	43
IOT_50b	DPIO	0	COMP_of_IOT_51a	38
IOT_51a	DPIO	0	TRUE_of_IOT_50b	42
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
[illegible]	[illegible]	[illegible]	[illegible]	[illegible]
GND	GND	GND	-	Paddle
GND	GND	GND	-	Paddle
GND	GND	GND	-	Paddle
VCC	VCC	VCC	-	8
VCC	VCC	VCC	-	30
VCCIO_0	VCCIO	0	-	33
SPI_Vccio1	VCCIO	1	-	22
VCCIO_2	VCCIO	2	-	1
VPP_2V5	VPP	VPP	-	24

Table 2: ICE40UP5K-SG48ITR FPGA device IO Bank Assignment