# uart\_loopback on FPGA

## 1. Objective

The purpose of this project is to implement a UART (Universal Asynchronous Receiver/Transmitter) loopback on an FPGA. In this setup, the transmitted data (TX) is directly fed back into the received data (RX), allowing for self-testing of the UART functionality.

#### 2. FPGA Board and Connections

This project is implemented on the VSDSquadron FPGA Mini, which is based on the Lattice iCE40 series.

## **Pin Configuration**

## **Signal FPGA Pin Description**

- clk 35 System clock (12 MHz)
  tx 6 UART Transmit (TX)
  rx 7 UART Receive (RX)
  - The **tx (transmit)** and **rx (receive)** pins are internally connected within the FPGA to enable **loopback mode**.
  - The system operates on a **12 MHz clock**, which is used to generate the required baud rate for UART communication.

# 3. Working Principle

#### 1. Data Transmission:

- o The FPGA sends a serial data stream via the TX pin.
- The data is encoded according to the UART protocol (Start bit, Data bits, Stop bit).

#### 2. Loopback Mechanism:

- Instead of sending the data to an external device, the TX pin is internally connected to the RX pin.
- o This allows the FPGA to immediately receive the same data that it transmitted.

#### 3. Data Reception:

- o The received data is decoded and stored.
- If the received data matches the transmitted data, it confirms that the UART communication is functioning correctly.

# 4. Verilog Code Overview

module uart loopback (

#### **UART Loopback Module (uart loopback.v)**

This module integrates the UART transmitter and receiver in a loopback configuration.

```
input clk,
                 // 12 MHz system clock
  output reg tx, // UART Transmit
                // UART Receive (Loopback)
  input rx
);
reg [7:0] data = 8'b10101010; // Sample Data
reg [3:0] state = 0;
                          // State Machine
always @(posedge clk) begin
  case (state)
     0: tx \le 0;
                    // Start bit
     1: tx \le data[0]; // Transmit bit 0
     2: tx \le data[1]; // Transmit bit 1
     3: tx \le data[2]; // Transmit bit 2
     4: tx \le data[3]; // Transmit bit 3
     5: tx \le data[4]; // Transmit bit 4
     6: tx <= data[5]; // Transmit bit 5
     7: tx \le data[6]; // Transmit bit 6
     8: tx <= data[7]; // Transmit bit 7
     9: tx <= 1;
                   // Stop bit
    10: state <= 0; // Reset state for next transmission
```

```
endcase
```

```
state <= state + 1;
end
```

#### endmodule

## **Code Explanation:**

- State Machine: Handles data transmission by shifting out bits one at a time.
- Start & Stop Bits: Ensures proper UART frame structure.
- Loopback Mode: The tx output is read back into rx for verification.

# 5. FPGA Implementation Steps

## Step 1: Synthesis (Yosys)

yosys -p "read verilog uart loopback.v; synth ice40 -json uart loopback.json"

• Converts the Verilog design into FPGA logic.

## **Step 2: Place & Route (NextPNR)**

nextpnr-ice40 --json uart\_loopback.json --pcf constraints.pcf --asc uart\_loopback.asc --package hx8k

• Maps the synthesized design to FPGA hardware resources.

#### **Step 3: Generate Bitstream (IcePack)**

icepack uart\_loopback.asc uart\_loopback.bin

• Creates the binary file required to program the FPGA.

## **Step 4: Flash the FPGA (IceProg)**

iceprog uart\_loopback.bin

- Uploads the program to the FPGA.
- The UART loopback test begins.

# 6. Simulation & Debugging

## **Simulation (Icarus Verilog)**

iverilog -o uart\_loopback\_tb.vvp uart\_loopback\_tb.v uart\_loopback.v
vvp uart\_loopback\_tb.vvp

• Tests the design in a simulation environment.

## **View Waveforms (GTKWave)**

gtkwave uart loopback tb.vcd

• Confirms correct transmission and reception of UART data.

#### 7. Conclusion

- Successful UART Loopback Implementation: The FPGA transmits and receives serial data correctly.
- Open-Source Tools Used: Yosys, NextPNR, IceProg, Icarus Verilog.
- Validated via Simulation and Hardware Testing.

This project demonstrates **fundamental FPGA-based serial communication**, which can be extended for real-world UART applications.

# 1.2 Block Diagram

The block diagram shown in Figure 1 shows the key components of the VSDSquadron FPGA Mini (FM) board.




Figure 1: VSDSquadron FPGA Mini (FM) board Block Diagram




Figure 3: Micro-C and of USB cable connected to board

FNC	Pin Type	BANK	Differential Pair	Pin number
IOILúa	PIO	2	-	36
IOH-2a	DPIG	2	TRUELICIORAL	47
IOH Ali Gii	DPIO/CBIN	2	COMP of IOB 2n	- 11
IOH. In	DPIO	2	TRUE DESCRIPTION	48
IOH 5h	DPIO	2	COMPLETIOB 4.	45
10H.6a	PIO	2	-	- 2
IOD Sa	DPIO	2	TRUE, aCIOD 06	- 4
100.96	prio	2	COMPACIONA	- 3
IOII IIIa	DPIO	1 1	TRUE of JOB 110	-
IOHERIE GE	DPIO/GBIN		COMP of IOB 10a	
creet.b	CONFIG	_		
IOIL12a.C4.CDONE	CONFIG/DPIO/GHIN		THUE of JOH 136	
CDONE	CONFIG	_	1111, 15,111, 45,111, 1,111	
IOD.13b	DPIO	_	COMP.of.IOB.12a	
	PIO	-	CC7211 .01.1C3D.124	ti II
1011.16a				
IOII.18n	PIO		•	10
TOB.20a	PIO			- 11
10H 22a	DPIO		TRUE of JOB 236	12
IOH 23b	DPIO	1	COMP.of.IOB.22a	21
1011,24a	DPIO	1	TRUE, aCJOD, 256	13
1010 256 X73	DPIO/GRIN		COMP of TOR 214	(30)
IOB 296	PIO	1		19
1011/1111	PIO	1	•	18
IOB32a.SPLSO	DPIO/CONFIG.SPI	:1		11
TOTA A SPEST	DPIO/CONFIG SEL		-	17
IOB Ma SPLSCK	DPIO/CONFIG.SPI			15
TOBERS SPLSS	DPIO/CONFIG.SFI	<u> </u>		16
VecPag	VCCPEL			29
TOT.30b	DPIO/INC	- 10	COMP. ALIOT. 37a	25
IGT 37a	DPIO/LW:	- 11	TRUE SCIOT 363	23
ЮТ.38Ь	DPIO	<del>- ii - l</del>	COMP.of.JOT.39a	-27
IOT alle	DPIG	10	TRUE of JOT also	26
IOT.IIa	PIO	- 6	THE ENDINGERS COMME	28
ЮТ.42ь	DPIO		COMP-of-IOT-43a	<del>- 11</del>
IOT.43s	DPIG	-6	TRUE of IOT 425	32
101.40# 101.41b				
10T.45s.Cl	DPIG	D .	COMP-of-10 T-45a	-34
The state of the s	DPIO/GBIN	ti	TRUE M JOT 44:	di
OT.46b.G0	DPIO/GBIN	.0	+	35
IOT.47a	PIO	ļi.		
ЮТ, 48Б	DPIO	11	COMP.ofJOT.49a	;#i
IOT.49a	DPIO:	J)	TRUE.of.IOT.486	43
ЮТ.50Ь	DPIO	Į.i	COMP_ol_IOT_5ia	38
IOT.51#	DPIO	1)	TRUE.nCIOT.50b	42
88 R/G	1100			- 4
TRACTIC CO.	112			
Militaries .	313	- 35 T		9
GND	GND	GND	+	Pantile
OND	GND	GND	+	Paddle
GNE	GND	GND		Paulille
VCC	Vec	VCC	+	- 1
VCC	VCC	VCC	-	30
	VCCIO	D	-	33
VCC1O 0			-	1.0.0
VCCIO.0				- 53
VCCIO.0 SPI.Vodol VCCIO.2	Vecto Vecto	1 2	-	22

Table 2: ICE40UP5K-SG4SITR FPGA device IO Bank Assignment

DS-VSQF-REVI-188-T