Name: Laiba Fatima Khan

CA Lab09 Report

TASK 1:

TASK 2:

TASK 3:

Using PC and Adder modules from task1 and task2 resp. and Instruction Memory module from lab8

```
reg[7:0] Inst_Mem[15:0];
        //initialize acc to fig:8.3
        initial
                begin
                         Inst\_Mem[0] = 8'b10000011;
                         Inst\_Mem[1] = 8'b00110100;
                         Inst\_Mem[2] = 8'b00000101;
                         Inst\_Mem[3] = 8'b00001111;
                         Inst\_Mem[4] = 8'b10110011;
                         Inst\_Mem[5] = 8'b10000100;
                         Inst\_Mem[6] = 8'b10011010;
                         Inst\_Mem[7] = 8'b000000000;
                         Inst\_Mem[8] = 8'b10010011;
                         Inst\_Mem[9] = 8'b10000100;
                         Inst\_Mem[10] = 8'b00010100;
                         Inst\_Mem[11] = 8'b000000000;
                         Inst\_Mem[12] = 8'b00100011;
                         Inst\_Mem[13] = 8'b00111000;
                         Inst\_Mem[14] = 8'b10010101;
                         Inst\_Mem[15] = 8'b00001110;
                end
        always@(*)
        begin
                //concatenate Inst Mem[Inst Address+3:Inst Address] as output Instruction
                assign Instruction = { Inst_Mem[Inst_Address+3],
Inst_Mem[Inst_Address+2] ,Inst_Mem[Inst_Address+1], Inst_Mem[Inst_Address]};
endmodule
module Instruction_Fetch
        input clk, reset,
        output[31:0] Instruction
);
        wire[63:0] pc_wire;
        wire[63:0] add_out;
        Program_Counter PC
        (
                .clk(clk),
                 .reset(reset),
                 .PC_In(add_out),
                 .PC_Out(pc_wire)
        );
        Instruction_Memory ins_mem
                 .Inst_Address(pc_wire),
                 .Instruction(Instruction)
        );
```

```
Adder adder
        (
               .a(pc_wire),
               .b(64'd4),
               .out(add\_out)
        );
endmodule
module tb
(
);
        reg clk, reset;
        wire [31:0] Instruction;
        Instruction_Fetch instruction_fetch
               .clk(clk),
               .reset(reset),
               . Instruction (Instruction) \\
        );
        initial
        begin
        clk = 0;
        reset = 1;
        #10 \text{ reset} = \sim \text{reset};
        end
        always
        #5 \text{ clk} = \text{~clk};
endmodule
 Wave
                                                                                                       File Edit View Add Format Tools Bookmarks Window Help
  32h00148493
                                                                         32'h0e953823
                                32'h0f053483
                                                            32h00148493
                                                  length: 938 lines: 38
                                                                  Ln:12 Col:14 Sel:0|0
                                                                                      Windows (CR LF) UTF-8
                                                                                                        INS
Type here to search
                                                                                     👣 🛟 🔣 🌈 🖙 🗘)) ENG
```