	VECTOR INSTR	RUCTIONS (Tape C	Out Progress)		
	LMUL = 1	INSTRUCTIONS	Lmul >= 1		
Configuration Instructions	Arithmethic Instructions		Store Instructions		Load Instructions
) vsetvli	1) Single-Width		1) Unit Stride		1) Unit Stride
1, 100011	5) Bitwise logical		1) Olin Olindo		1) Offic Ourido
	8) Min/Max Instructions		i) Unit Stride Store		i) Unit Stride Load
type, vcsr (registers)	12) Move Instructions		vse8.v		vle8
	i) OPIVX		vse16.v		vle16
	vadd		vse32.v		vle32
	vsub				
	vrsub				
	vand				
	vor				
	vxor				
	vmin				
	vminu vmax				
	vmaxu				
	vmv				
	ii) OPIVI				
	vadd				
	vrsub				
	vand				
	vor				
	vxor				
	vmv				
	VIIIV				
	iii) OPIVV				
	vadd.vv				
	vsub.vv				
	vmv.vv				
	vand.vv				
	VOT.VV				
	vxor.vv				
	vminu.vv				
	vimin.vv				
	vmaxu.vv				
	vmax.vv				
	vmaxu				
	vmv				
	2) Widening Arithmethic Instructions				
	Ly Maching Andimentic instructions				
	4) Narrowing Arithmethic Instructions				
		LING AND MASKING	G	L JIOA	
LMUL	Arithmetic			Load/Store	
Lmul = 1				Lmul >= 1	
Lmul = 1 Lmul > 1				Emul <=> 1	