राष्ट्रीय प्रौद्योगिकी संस्थान पटना

End-Semester Examination (Online mode) Session: 2020-21 Spring'21 Semester

Department: Computer Science and Engineering

Semester: 4<sup>th</sup> (Jan-Jun-2021) Programme: B.Tech.(CS)

Course: Computer Architecture (CS4401) (for UG-CS-4) / Computer Organization & Architecture (4CS107) (Backlog)

Full Marks: 40 Duration: 2 hours

[Attempt all questions; Answer concisely; Use pencil for artwork; Assume missing data] [Every page must contain Roll No., Course Code and Page No. on top margin]

1. A computer system has a three-level memory hierarchy, with access time and hit ratios as shown in the figure below: Level 2 (Main memory)

Level 1 (Cache memory)

16M bytes | 0.90

Size

8M bytes

64M bytes

Access time = 50nsec/bute

Hit ratio

0.80

0.95

	(	
Access	time =	200nsec/b

64M bytes

Size	Hit ratio
4M bytes	0.98
16M bytes	0.99

0.995

Level 3

National Institute of Technology Patna

Access time = $5\mu sec/byte$		
Size	Hit ratio	
260M bytes	1.0	

- a. What should be the minimum sizes of level 1 and 2 memories to achieve an average access time of less than 100 nsec? (5) [Course outcome(s) evaluated: CO-(Application/Solve)]
- b. What is the average access time achieved using the chosen sizes of level 1 and level 2 memories? (5) [Course outcome(s) evaluated: CO-(Application/Solve)]
- 2. a. In case of speculative Tomasulo's algorithm in superscalar processor, explain the steps to resolve the following:

$$I_i \xrightarrow{WAW/WAR} I_j$$

where  $I_i$  and  $I_i$  are any pair of instructions in any instruction (4)

[Course outcome(s) evaluated: CO-(Knowledge/Recall)]

b. Consider the following instruction sequence:

BNF7 R₁ lhl ADD  $R_2$ R₃ R∩ ADD  $R_4$  $R_5$ R₁ J lbl1

Ibl: ADD  $R_6$  $R_7$  $R_0$ ADD  $R_0$  $R_8$ R۹

Ibl1:

For this instruction sequence, find the predication instruction sequence to remove control dependencies. (6)

[Hint: Use "CMOVZ [DstReg.] [SrcReg.] [CondReg.]" as the only predication instruction to generate the above instruction sequence.]

[Course outcome(s) evaluated: CO-(Analysis/Determine)]

- 3. a. Explain with illustration how a unified Graphics architecture can be mapped from a Graphics pipeline in any array processor. (4) [Course outcome(s) evaluated: CO-(Comprehension/Explain)]
  - b. Mention the 10-stage graphics pipeline components in Direct3D interface, with illustration. (6)
    [Course outcome(s) evaluated: CO-(Knowledge/Recall)]
- 4. Consider a 96-core future generation multicore system A, but on average only 54 cores of A can be busy. Assume that in A, the cores can be turned off when not in use and such cores draw no power. Also assume that the use of a different number of cores is distributed so as to consider only about average power consumption. Suppose that in A, 90% of time maximum usable cores are used; 9% of time exactly 50 cores are used; and 1% of time is strictly sequential.
  - a. What is the maximum count of usable cores in the multicore system A? (2)
    [Course outcome(s) evaluated: CO-(Application/Solve)]
  - b. How much speedup can be expected by A in comparison to any uniprocessor system? (3)
    [Course outcome(s) evaluated: CO-(Application/Solve)]
  - c. How would the speedup of A be compared to a 24-processor system that can use all its processors 99% of time? (5)
    [Course outcome(s) evaluated: CO-(Application/Solve)]

