Roll Not 1906055 Branch: CSE-1

COUSSe: CS4401

Assignment-2

Solution -1

Sequence of actions coegiven as:

i> PO: nead 120

2> p0: write 120 < 80

3> P3: Woite 120 ←80

47 P.1: Read 110

5> ρ0: write 108 ← 48

6) PO: Woite 130← 78

77 P3: White 130 - 78

17 po: Read 100

CPU Read - a dead miss: I -> S

PO.BO: (S, 120,00, 20)

Read neturns 00 20.

27 PO: Write 120 -80:

CPV write - I→M

PO.BO: (M,120, DO,80)

Invalidate other caches Containing 120

P 3.80: (1,120,00,20)

37 P3: woite 120←80

CPU Woite - S -> M

P3.B0: (M,120,00.80)

Name: Jakhan Kumawat

ROII NO: 1906055

Branch: CSE-1

Page No:2

Courge: CS4401

iv> P1: tead 110.

CPU Read - Read miss - I → S

PLB2: (5,110,00,30) because po was the owner, it causes valid content

M-S

PO.B2: (5,110,00,30)

Also update memory now:

M[110]= (00,30)

Result of dead is 00 303

V> po: woite 108 ← 48

CPU wite Miss-5→M

PO. B1: (M, 108, 00, 46)

Invalidate other caches -S-I

P3.01: (1,108,00,08)

Vi> PO: write 130 ← 78

CPU waite miss - I - M

PO-B2: (M,130,00,78)

VIII P3: woite 130478

CPU writes -I→M

P3.B2: (M, 130,00,78)

Page No: 3

Name: Lakhan kumawat Roll No: 1906055. CS4401

CSE-1

Tabulas Form:

Ta beras		2
PO: Read 120		Read Returns 0020
PO: woite 120+80	-> PO.BO: (M, 120,00,80) P3.BO% (1,120,00,90)	
P3: Woite 120€80	P3. BO: (M,120,00,80)	
pr: dead 110	-> PI-B2:(S, 110, 00,30) P0.02: (S, 110,00,30)	Read Returns 00 30
po: write 108-48	→ PO.B1; (M,108,00,48) P3.B1: (I,108,00,08)	
po: woite 130←78	→ P0.82: (M,130,00,78)	
P3: Waite 130←78	→ P3. B1: (M, 130,00,78)

Solution 2:

a) presend 110

=> P1: Head 110 Head miss, satisfied by P0's Cache.
P3: Head 110 Head miss, is satisfied by memory

Implementation 1: {N Cache (P1) + Nwaite back(P0)} + {N memory}
= 150 Stall Cycles.

Implementation 2: {N Cache (P1) + N write back (P0)} + {N memory}
= 240 Stall Cycles.

Po: read 120, Read Miss, Scatisfied by memory.
Po: read 128, Read miss, Scatisfied by PI's Cache, PI writes back 128
Po: read 130, Read miss scatisfied by memory, Po writes back 140.

Implement 1: 100 + 40 + 10 + 100 + 10 = 260 Stallycles Implement 2: 100 + 130 + 10 + 100 + 10 = 350 Stall cycles

C> po: Head 100 Read miss, Satisfied by memory.

po: write 108←48 write hit, Sends invalidate

po: write 130←78 write miss, satisfied by memory write back 110

Implementation 1: 100 + 15 + 10 + 100 = 225 Stall Cycles Implementation 2: 100 + 15 + 210 + 100 = 225 Stall Cycles.

Roll No: 1906055 CSE:1 CS4401

d> pr: Redd 120: Read Miss, Satisfied by Memory.

P1: Read 128, Read + hit

P1: Read 130, Read miss, Satisfied by memory

Implementation 1: 100+0+100 = 200 Stall Cycles.

Imple mentation 2: 100+0+100 = 200 Stall Cycles

e7. P1: Jead 100, Read miss, Satisfied by memory

P1: Write 108448, write miss, write back 128, Satisfied by memory and Send invalidate

P1: Write 130-78, Write miss, satisfied by memory

Implementation 1: 100+10+100+15+100= 325 Stall cycles

Implementation 2: 100+10+100+15+100=325 Stall Cycles