Roll No: 1906055 Branch: CSE-1

Name: Lakhan Kumawat

computes Architecture / CS4401

01/05/2021

Solution 1: Jet a & b are hit ratios of level 1 and level 2 respectively.

Then the equation for access time can be written as follows.

$$T = T_1 + (1-\alpha)T_2 + (1-\alpha) \times (1-b)T_3$$

CUSO $T_{i} = 50 \text{ nS}$ $T_{2} = 200 \text{ nS}$ $T_{3} = 5000 \text{ nS}$

on Substituting G, b for the first case be get

T = 5008+ (1-0.8) 20009 + (1-0.8) (1-0.995) x5000 ns

(i) T = 95ns for a=0.8 and b=0.995

 $L_1 = 8M$ and $L_2 = 64M$ $T = 50 + (1 - 0.9) \times 200 + (1 - 0.9) \times (1 - 0.99) \times 5000$ ns

(ii') T = 7509 for a = 0.9 & b = 0.99 $L_1 = 16M$ and $L_2 = 4M$.

b> To find average value (i.e. access time) substitute value in equation)

T= 50 + 0.2 x200 + 0.2 x 0.02 x 5000

=50 + 2x20 + 4x5

= 50 + 40 + 20

= 110 ns.

Name: Lakhan kumawat

ROII NO: 1906055 Branch: CSE-1

Course: CS4401

01/05/2021

2.
$$L_1 = 16 \,\text{M}$$
, $a = 0.9$, $L_2 = 16 \,\text{M}$, $b = 0.09$ \$0,
$$T = 50 + 0.1 \times 200 + 0.1 \times 0.01 \times 5000$$

$$= 50 + 20 + 5 = 75 \,\text{nS}$$

3.
$$L_1 = 64M$$
, $u = 0.95$, $L_2 = 64M$, $b = 0.995$

30. $T_2 = 50 + 0.05 \times 200 + 0.05 \times 0.005 \times 5000$

$$= 50 + \frac{5 \times 2}{100} + \frac{5 \times 5 \times 5}{100}$$

$$= 50 + 10 + 1.25$$

= 61.25 05

$$T_{avg} = 50 + (1-0.90) \times 200 + (1-0.90) (1-0.98) 5000$$

$$= 50 + 20 + 10$$

$$= 800$$

Name: Lakhan kumawat

Roll No: 1906055 Branch: CSE-1

Coudse: CS4401 01/05/2021

Solution 2. a7

Here we hollow hardward -based register rename policy. We have following two approaches for handling.


- 1) If previous instructions ready to provide Source operand values for I_i , as such instruction's execution Completed then RSFU RS_{FU} to Store all such values in its buffers so that to make I_j independent of I_j .
- 2) If policious instructions are not ready to provide source operands for Ii (as such instructions execution not completed) then RS_{FUII} to Store pointer to RS₈ of a previous instructions to receive their values directly via CDB (common Data) Bus to make Ii inclependent of Ij.

Solution 2. by

] r	Stauction Seguence BNEZ ADD ADD	R ₁ R ₂ R ₄	lbl R ₃ Rs	R _o
	Ј 1ы: ДОД ДОД	IbIL Re Re	R 4 R 9	Ro Ro
	1b11:			

For the given instruction sequence, we can used CMOVZ [Dest Reg.] [Soc Reg.] [Cond Reg.] as the poe-dication instruction to generate the above instruction sequence.

CS4401 01/05/2021



(2)

		BNEZ	R_1	191	
		ADD	R ₂	R_3	R_o
		ADD	R4	R_5	R_o
\Rightarrow	lbl;	J	Lb11		
		ADD	R6	RI	Ro
		DDD	R_8	Rg	Ro
	1611:				

Nume: Lakhan kumawat Roll No: 1906055

Brunch: CSE

Coudse: C54401 U1 /05/2021

Solution 3.7 Mapping yeaphics pipeline to Graphics architecture:

A graphics pipeline or rendring pipeline is a conceptual model that describes what steps a graphics system needs to perform to render a SD scene to a 2D screen.

Similarly Unified GPU cashitecture is based on posselled array of many programmable process ors. They unify vertex, geometry and pixel shader processing and parallel Computing on the Same processors unlike circular GPU's Which had separate processor dedicated to each processing type. The program mable processor array is tightly integrated with fixed function processors for texture filtering, basterization and taster operations, anti-alicasing effects, Compression and high definition video Processing.


Although the fixed function processors significantly out perform more general programmable processor in terms of absolute Performance constrained by an area, cost or power budget.

An unified Gipu Processor Cortains many processors ones, typically organized into multitrateaded multiprocessors

Boanch : CSE-1


Coutse: CS4401 01/05/2021

Basic unified Gpu aschitectuse.



COURSE: CS4401 01/05/2021

Solution 3> 10-Stage youphics pipeline components in Direct 3D intestace with illustration. 67



The Direct 3D 10 and higher API seperactes functional axas Input Assembles Stage: of Pipeline into Stages; the first Stage in the pipeline is input-assembles stage.

vertex Shades stage: The vertex-shades stage processes vertices from the input assembles performing per-vertex operations such as trainsformations, Sk inning, moophing and pre vertex lighting.

Geometry Shades: This stage runs application specified shades one will and the ability to generate vertices on support This stage suns application specified shades ade with vestices

Puspose of this Stage is to continuously output vestex data Stage: from the geometry -shader stage.

Name: Lakhan kumawat

Roll No: 1906055 Branch: CSE-1

Cousse: C84401 01/05/2021

Rostesizes Stage:

This stage converts vector information that a tasks image for the purpose of displaying real-time 3D graphics.

Pixel Shades Stuge:

It enables sich shading techiques such as per-pixel lightening and post-processing. A pixel shader is a program that combines Constant variables, texture clata, interpolated pre-vertex values, and other data to produce pre-pixel outputs. The dashes izer stage invokes a pixel shader once for each pixee.

OUTPUT - MESSES

Stage .

It generates the final sendered pixel color using a Combination of pipeline state, the pixel data generated by the pixel shades , the Contents of the depth stancil buffers. The OM stage is the final step for determining which pixels are visible (with clepth-stencil testing) and blending the final pixel colors.

Solution 47.

01/05/2021

a) we can find howmony codes can be used for the gord of the time when more than 54 are usable, as follows:

Average processor Usage =
$$0.09 \times 50 + 0.01 \times 1 + 0.90 \times \text{Max}$$
 Processor $54 = 0.9 \times 5 + 0.01 + 0.90 \times \text{Max}$ Processor $54 = 4.51 + 0.90 \times \text{Max}$ Processor $0.90 \times \text{Max}$ Processor $= 54 - 4.51$

: [Max processor = 55]

Solution? Speedup to be expected by A in Comparison to any Uniprocessor by

Speedup =
$$\frac{1}{\frac{\text{Fouchion}_{55}}{55} + \frac{\text{Fouchion}_{50}}{50} + \frac{\text{(1-fouchion}_{50})}{50}}$$

Fourtimes = 0.90 Speedup =
$$\frac{0.90}{55} + \frac{0.09}{50} + 0.09 - 0.09$$

$$= \frac{1}{\frac{9}{550} + \frac{9}{5000}} + (1-0.99)$$

$$= \frac{1}{0.016 + 0.0018 + 0.01}$$
$$= \frac{1}{0.0248}$$

01/05/2021

Solution C> [Speedup = 35.9712]

Now computing speedup on 24 processors

Speedup =
$$\frac{1}{\frac{Foachion_{24}}{24} + (1 - Frachion_{24})}$$
=
$$\frac{1}{\frac{0.99}{24} + 0.01}$$
=
$$\frac{1}{0.0412 + 0.01}$$
=
$$\frac{1}{0.0512}$$
= 19.53

Hence when considering both power constraints and Amdahl's Paw effects, the 96-processor version achieves less than a factor of 2 speedup over the 24-processor version.

Infact the speedup from clock rate increases nearly matches the speedup from the 4x processor count increase.