8 Point FFT

July 17, 2025

```
[]: # The following is the module, Overlap and IP initialisation
[28]: from pynq import Overlay, MMIO
      import ctypes
[3]: overlay = Overlay('fft_lakshay_zybo.xsa')
[4]: overlay?
[5]: ip = overlay.Eight_Point_FFT_IP_0
[6]: overlay.ip_dict
[6]: {'Eight_Point_FFT_IP_0': {'type': 'user.org:user:Eight_Point_FFT_IP:1.0',
        'mem_id': 'S00_AXI',
        'memtype': 'REGISTER',
        'gpio': {},
        'interrupts': {},
        'parameters': {'C_SOO_AXI_DATA_WIDTH': '32',
         'C_SOO_AXI_ADDR_WIDTH': '7',
         'Component_Name': 'design_1_Eight_Point_FFT_IP_0_0',
         'EDK_IPTYPE': 'PERIPHERAL',
         'C_S00_AXI_BASEADDR': '0x43C00000',
         'C_SOO_AXI_HIGHADDR': '0x43C0FFFF',
         'WIZ_DATA_WIDTH': '32',
         'WIZ_NUM_REG': '26',
         'SUPPORTS_NARROW_BURST': '0',
         'DATA_WIDTH': '32',
         'PROTOCOL': 'AXI4LITE',
         'FREQ_HZ': '50000000',
         'ID_WIDTH': '0',
         'ADDR_WIDTH': '7',
         'AWUSER_WIDTH': 'O',
         'ARUSER_WIDTH': 'O',
         'WUSER_WIDTH': 'O',
         'RUSER_WIDTH': '0',
         'BUSER_WIDTH': '0',
         'READ_WRITE_MODE': 'READ_WRITE',
```

```
'HAS_BURST': '0',
 'HAS_LOCK': 'O',
 'HAS_PROT': '1',
 'HAS_CACHE': 'O',
 'HAS_QOS': '0',
 'HAS_REGION': 'O',
 'HAS_WSTRB': '1',
 'HAS_BRESP': '1',
 'HAS_RRESP': '1',
 'NUM_READ_OUTSTANDING': '8',
 'NUM_WRITE_OUTSTANDING': '8',
 'MAX_BURST_LENGTH': '1',
 'PHASE': '0.0',
 'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLKO',
 'NUM_READ_THREADS': '4',
 'NUM_WRITE_THREADS': '4'
 'RUSER_BITS_PER_BYTE': '0',
 'WUSER_BITS_PER_BYTE': '0',
 'INSERT_VIP': '0'},
'registers': {},
'driver': pynq.overlay.DefaultIP,
'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xb385f2e0>,
'state': None,
'bdtype': None,
'phys_addr': 1136656384,
'addr_range': 65536,
'fullpath': 'Eight_Point_FFT_IP_0'},
'processing_system7_0': {'type': 'xilinx.com:ip:processing_system7:5.5',
'gpio': {},
'interrupts': {},
'parameters': {'C_EN_EMIO_PJTAG': '0',
 'C_EN_EMIO_ENETO': 'O',
 'C_EN_EMIO_ENET1': 'O',
 'C_EN_EMIO_TRACE': 'O',
 'C_INCLUDE_TRACE_BUFFER': 'O',
 'C_TRACE_BUFFER_FIFO_SIZE': '128',
 'USE_TRACE_DATA_EDGE_DETECTOR': 'O',
 'C_TRACE_PIPELINE_WIDTH': '8',
 'C_TRACE_BUFFER_CLOCK_DELAY': '12',
 'C_EMIO_GPIO_WIDTH': '64',
 'C_INCLUDE_ACP_TRANS_CHECK': 'O',
 'C_USE_DEFAULT_ACP_USER_VAL': 'O',
 'C_S_AXI_ACP_ARUSER_VAL': '31',
 'C_S_AXI_ACP_AWUSER_VAL': '31',
 'C_M_AXI_GPO_ID_WIDTH': '12',
 'C_M_AXI_GPO_ENABLE_STATIC_REMAP': 'O',
 'C_M_AXI_GP1_ID_WIDTH': '12',
```

```
'C_M_AXI_GP1_ENABLE_STATIC_REMAP': 'O',
'C_S_AXI_GPO_ID_WIDTH': '6',
'C_S_AXI_GP1_ID_WIDTH': '6',
'C_S_AXI_ACP_ID_WIDTH': '3',
'C_S_AXI_HPO_ID_WIDTH': '6',
'C_S_AXI_HPO_DATA_WIDTH': '64',
'C_S_AXI_HP1_ID_WIDTH': '6',
'C_S_AXI_HP1_DATA_WIDTH': '64',
'C_S_AXI_HP2_ID_WIDTH': '6',
'C_S_AXI_HP2_DATA_WIDTH': '64',
'C_S_AXI_HP3_ID_WIDTH': '6',
'C_S_AXI_HP3_DATA_WIDTH': '64',
'C_M_AXI_GPO_THREAD_ID_WIDTH': '12',
'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',
'C_NUM_F2P_INTR_INPUTS': '1',
'C_IRQ_F2P_MODE': 'DIRECT',
'C_DQ_WIDTH': '32',
'C_DQS_WIDTH': '4',
'C_DM_WIDTH': '4',
'C_MIO_PRIMITIVE': '54',
'C_TRACE_INTERNAL_WIDTH': '2',
'C_USE_AXI_NONSECURE': 'O',
'C_USE_M_AXI_GPO': '1',
'C_USE_M_AXI_GP1': 'O',
'C_USE_S_AXI_GPO': 'O',
'C_USE_S_AXI_GP1': '0',
'C_USE_S_AXI_HPO': 'O',
'C_USE_S_AXI_HP1': '0',
'C_USE_S_AXI_HP2': '0',
'C_USE_S_AXI_HP3': '0',
'C_USE_S_AXI_ACP': '0',
'C_PS7_SI_REV': 'PRODUCTION',
'C_FCLK_CLKO_BUF': 'TRUE',
'C_FCLK_CLK1_BUF': 'FALSE',
'C_FCLK_CLK2_BUF': 'FALSE',
'C_FCLK_CLK3_BUF': 'FALSE',
'C_PACKAGE_NAME': 'clg400',
'C_GPO_EN_MODIFIABLE_TXN': '1',
'C_GP1_EN_MODIFIABLE_TXN': '1',
'PCW_DDR_RAM_BASEADDR': '0x00100000',
'PCW_DDR_RAM_HIGHADDR': 'Ox1FFFFFFF',
'PCW_UARTO_BASEADDR': '0xE0000000',
'PCW_UARTO_HIGHADDR': 'OxEOOOOFFF',
'PCW_UART1_BASEADDR': '0xE0001000',
'PCW_UART1_HIGHADDR': 'OxE0001FFF',
'PCW_I2CO_BASEADDR': '0xE0004000',
'PCW_I2CO_HIGHADDR': '0xE0004FFF',
```

```
'PCW_I2C1_BASEADDR': '0xE0005000',
'PCW_I2C1_HIGHADDR': '0xE0005FFF',
'PCW_SPIO_BASEADDR': '0xE0006000',
'PCW_SPIO_HIGHADDR': 'OxE0006FFF',
'PCW_SPI1_BASEADDR': '0xE0007000',
'PCW_SPI1_HIGHADDR': 'OxE0007FFF',
'PCW_CANO_BASEADDR': '0xE0008000',
'PCW_CANO_HIGHADDR': 'OxE0008FFF',
'PCW_CAN1_BASEADDR': '0xE0009000',
'PCW_CAN1_HIGHADDR': 'OxE0009FFF',
'PCW GPIO BASEADDR': 'OxE000A000'.
'PCW_GPIO_HIGHADDR': 'OxEOOOAFFF',
'PCW_ENETO_BASEADDR': '0xE000B000',
'PCW_ENETO_HIGHADDR': 'OxEOOOBFFF',
'PCW_ENET1_BASEADDR': 'OxEOOOCOOO'.
'PCW_ENET1_HIGHADDR': 'OxEOOOCFFF',
'PCW_SDIOO_BASEADDR': '0xE0100000',
'PCW_SDIOO_HIGHADDR': '0xE0100FFF'.
'PCW_SDIO1_BASEADDR': '0xE0101000',
'PCW_SDIO1_HIGHADDR': 'OxEO101FFF',
'PCW_USBO_BASEADDR': '0xE0102000',
'PCW_USBO_HIGHADDR': '0xE0102fff',
'PCW_USB1_BASEADDR': '0xE0103000',
'PCW_USB1_HIGHADDR': 'OxEO103fff'.
'PCW_TTCO_BASEADDR': '0xE0104000',
'PCW TTCO HIGHADDR': '0xE0104fff'.
'PCW_TTC1_BASEADDR': '0xE0105000',
'PCW_TTC1_HIGHADDR': '0xE0105fff',
'PCW_FCLK_CLKO_BUF': 'TRUE',
'PCW_FCLK_CLK1_BUF': 'FALSE',
'PCW_FCLK_CLK2_BUF': 'FALSE',
'PCW_FCLK_CLK3_BUF': 'FALSE',
'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',
'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',
'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',
'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',
'PCW_UIPARAM_DDR_CL': '7',
'PCW_UIPARAM_DDR_CWL': '6',
'PCW_UIPARAM_DDR_T_RCD': '7',
'PCW_UIPARAM_DDR_T_RP': '7',
'PCW_UIPARAM_DDR_T_RC': '48.75',
'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',
'PCW_UIPARAM_DDR_T_FAW': '30.0',
'PCW_UIPARAM_DDR_AL': 'O',
'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',
'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',
'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',
```

```
'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',
'PCW_UIPARAM_DDR_BOARD_DELAYO': '0.25',
'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',
'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',
'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',
'PCW_UIPARAM_DDR_DQS_O_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',
'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_DQ_O_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',
'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',
'PCW_UIPARAM_DDR_CLOCK_O_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': 'O',
'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',
'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',
'PCW_UIPARAM_DDR_DQS_O_PACKAGE_LENGTH': '105.056',
'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',
'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',
'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',
'PCW_UIPARAM_DDR_DQ_O_PACKAGE_LENGTH': '98.503',
'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',
'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',
'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',
'PCW_UIPARAM_DDR_CLOCK_O_PACKAGE_LENGTH': '80.4535',
'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',
'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',
'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',
'PCW_UIPARAM_DDR_DQS_O_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQ_O_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_CLOCK_O_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',
'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',
'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025',
'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014',
'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',
'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',
'PCW_PACKAGE_DDR_BOARD_DELAYO': '0.089',
'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075',
```

```
'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',
'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',
'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',
'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',
'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',
'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',
'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',
'PCW_SMC_PERIPHERAL_FREQMHZ': '100',
'PCW_USBO_PERIPHERAL_FREQMHZ': '60',
'PCW_USB1_PERIPHERAL_FREQMHZ': '60',
'PCW SDIO PERIPHERAL FREQMHZ': '100'.
'PCW_UART_PERIPHERAL_FREQMHZ': '100',
'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',
'PCW_CAN_PERIPHERAL_FREQMHZ': '100',
'PCW_CANO_PERIPHERAL_FREQMHZ': '-1',
'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',
'PCW_I2C_PERIPHERAL_FREQMHZ': '25',
'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',
'PCW_TTC_PERIPHERAL_FREQMHZ': '50',
'PCW_TTCO_CLKO_PERIPHERAL_FREQMHZ': '133.333333',
'PCW_TTCO_CLK1_PERIPHERAL_FREQMHZ': '133.33333',
'PCW_TTCO_CLK2_PERIPHERAL_FREQMHZ': '133.333333',
'PCW_TTC1_CLKO_PERIPHERAL_FREQMHZ': '133.333333',
'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.33333',
'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',
'PCW PCAP PERIPHERAL FREQMHZ': '200'.
'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',
'PCW_FPGAO_PERIPHERAL_FREQMHZ': '50',
'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50'
'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',
'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',
'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',
'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',
'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730'
'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_ENETO_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',
'PCW ACT USBO PERIPHERAL FREQMHZ': '60'.
'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',
'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',
'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_CANO_PERIPHERAL_FREQMHZ': '23.8095',
'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',
'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',
```

```
'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',
'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',
'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',
'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',
'PCW_ACT_FPGAO_PERIPHERAL_FREQMHZ': '50.000000',
'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',
'PCW_ACT_TTCO_CLKO_PERIPHERAL_FREQMHZ': '111.111115',
'PCW_ACT_TTCO_CLK1_PERIPHERAL_FREQMHZ': '111.111115',
'PCW ACT TTCO CLK2 PERIPHERAL FREQMHZ': '111.111115'.
'PCW_ACT_TTC1_CLKO_PERIPHERAL_FREQMHZ': '111.111115',
'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',
'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',
'PCW_CLKO_FREQ': '50000000',
'PCW_CLK1_FREQ': '10000000',
'PCW_CLK2_FREQ': '10000000',
'PCW_CLK3_FREQ': '10000000',
'PCW_OVERRIDE_BASIC_CLOCK': 'O',
'PCW_CPU_PERIPHERAL_DIVISORO': '2',
'PCW_DDR_PERIPHERAL_DIVISORO': '2',
'PCW_SMC_PERIPHERAL_DIVISORO': '1',
'PCW_QSPI_PERIPHERAL_DIVISORO': '1',
'PCW SDIO PERIPHERAL DIVISORO': '1'.
'PCW_UART_PERIPHERAL_DIVISORO': '16',
'PCW SPI PERIPHERAL DIVISORO': '1'.
'PCW_CAN_PERIPHERAL_DIVISORO': '1',
'PCW_CAN_PERIPHERAL_DIVISOR1': '1',
'PCW_FCLKO_PERIPHERAL_DIVISORO': '8',
'PCW_FCLK1_PERIPHERAL_DIVISORO': '1',
'PCW_FCLK2_PERIPHERAL_DIVISORO': '1',
'PCW_FCLK3_PERIPHERAL_DIVISORO': '1',
'PCW_FCLKO_PERIPHERAL_DIVISOR1': '4',
'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',
'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',
'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',
'PCW_ENETO_PERIPHERAL_DIVISORO': '1',
'PCW_ENET1_PERIPHERAL_DIVISORO': '1',
'PCW ENETO PERIPHERAL DIVISOR1': '1'.
'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',
'PCW_TPIU_PERIPHERAL_DIVISORO': '1',
'PCW_DCI_PERIPHERAL_DIVISORO': '15',
'PCW_DCI_PERIPHERAL_DIVISOR1': '7',
'PCW_PCAP_PERIPHERAL_DIVISORO': '8',
'PCW_TTCO_CLKO_PERIPHERAL_DIVISORO': '1',
'PCW_TTCO_CLK1_PERIPHERAL_DIVISORO': '1',
'PCW_TTCO_CLK2_PERIPHERAL_DIVISORO': '1',
```

```
'PCW_TTC1_CLKO_PERIPHERAL_DIVISORO': '1',
'PCW_TTC1_CLK1_PERIPHERAL_DIVISORO': '1',
'PCW_TTC1_CLK2_PERIPHERAL_DIVISORO': '1',
'PCW_WDT_PERIPHERAL_DIVISORO': '1',
'PCW_ARMPLL_CTRL_FBDIV': '40',
'PCW_IOPLL_CTRL_FBDIV': '48',
'PCW_DDRPLL_CTRL_FBDIV': '32',
'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',
'PCW_IO_IO_PLL_FREQMHZ': '1600.000',
'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',
'PCW SMC PERIPHERAL VALID': 'O'.
'PCW_SDIO_PERIPHERAL_VALID': 'O',
'PCW_SPI_PERIPHERAL_VALID': '0',
'PCW_CAN_PERIPHERAL_VALID': 'O',
'PCW_UART_PERIPHERAL_VALID': '1',
'PCW_EN_EMIO_CANO': 'O',
'PCW_EN_EMIO_CAN1': 'O',
'PCW_EN_EMIO_ENETO': 'O',
'PCW_EN_EMIO_ENET1': 'O',
'PCW_EN_PTP_ENETO': 'O',
'PCW_EN_PTP_ENET1': 'O',
'PCW_EN_EMIO_GPIO': 'O',
'PCW_EN_EMIO_I2CO': 'O',
'PCW_EN_EMIO_I2C1': '0',
'PCW_EN_EMIO_PJTAG': 'O',
'PCW_EN_EMIO_SDIOO': 'O',
'PCW_EN_EMIO_CD_SDIOO': 'O',
'PCW_EN_EMIO_WP_SDIOO': 'O',
'PCW_EN_EMIO_SDIO1': '0',
'PCW_EN_EMIO_CD_SDIO1': 'O',
'PCW_EN_EMIO_WP_SDIO1': 'O',
'PCW_EN_EMIO_SPIO': 'O',
'PCW_EN_EMIO_SPI1': '0',
'PCW_EN_EMIO_UARTO': 'O',
'PCW_EN_EMIO_UART1': 'O',
'PCW_EN_EMIO_MODEM_UARTO': 'O',
'PCW_EN_EMIO_MODEM_UART1': '0',
'PCW_EN_EMIO_TTCO': 'O',
'PCW_EN_EMIO_TTC1': 'O',
'PCW_EN_EMIO_WDT': 'O',
'PCW_EN_EMIO_TRACE': 'O',
'PCW_USE_AXI_NONSECURE': 'O',
'PCW_USE_M_AXI_GPO': '1',
'PCW_USE_M_AXI_GP1': '0',
'PCW_USE_S_AXI_GPO': 'O',
'PCW_USE_S_AXI_GP1': '0',
'PCW_USE_S_AXI_ACP': '0',
```

```
'PCW_USE_S_AXI_HPO': 'O',
'PCW_USE_S_AXI_HP1': '0',
'PCW_USE_S_AXI_HP2': '0',
'PCW_USE_S_AXI_HP3': '0',
'PCW_M_AXI_GPO_FREQMHZ': '50',
'PCW_M_AXI_GP1_FREQMHZ': '10',
'PCW_S_AXI_GPO_FREQMHZ': '10',
'PCW_S_AXI_GP1_FREQMHZ': '10',
'PCW_S_AXI_ACP_FREQMHZ': '10',
'PCW_S_AXI_HPO_FREQMHZ': '10',
'PCW S AXI HP1 FREQMHZ': '10'.
'PCW_S_AXI_HP2_FREQMHZ': '10',
'PCW_S_AXI_HP3_FREQMHZ': '10',
'PCW_USE_DMAO': 'O',
'PCW_USE_DMA1': '0',
'PCW_USE_DMA2': '0',
'PCW_USE_DMA3': 'O',
'PCW_USE_TRACE': '0',
'PCW_TRACE_PIPELINE_WIDTH': '8',
'PCW_INCLUDE_TRACE_BUFFER': 'O',
'PCW_TRACE_BUFFER_FIFO_SIZE': '128',
'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',
'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',
'PCW_USE_CROSS_TRIGGER': '0',
'PCW_FTM_CTI_INO': '<Select>',
'PCW_FTM_CTI_IN1': '<Select>',
'PCW_FTM_CTI_IN2': '<Select>',
'PCW_FTM_CTI_IN3': '<Select>',
'PCW_FTM_CTI_OUTO': '<Select>',
'PCW_FTM_CTI_OUT1': '<Select>',
'PCW_FTM_CTI_OUT2': '<Select>',
'PCW_FTM_CTI_OUT3': '<Select>',
'PCW_USE_DEBUG': '0',
'PCW_USE_CR_FABRIC': '1',
'PCW_USE_AXI_FABRIC_IDLE': '0',
'PCW_USE_DDR_BYPASS': '0',
'PCW_USE_FABRIC_INTERRUPT': '0',
'PCW_USE_PROC_EVENT_BUS': '0',
'PCW_USE_EXPANDED_IOP': 'O',
'PCW_USE_HIGH_OCM': 'O',
'PCW_USE_PS_SLCR_REGISTERS': '0',
'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',
'PCW_USE_CORESIGHT': '0',
'PCW_EN_EMIO_SRAM_INT': 'O',
'PCW_GPIO_EMIO_GPIO_WIDTH': '64',
'PCW_GPO_NUM_WRITE_THREADS': '4',
'PCW_GPO_NUM_READ_THREADS': '4',
```

```
'PCW_GP1_NUM_WRITE_THREADS': '4',
'PCW_GP1_NUM_READ_THREADS': '4',
'PCW_UARTO_BAUD_RATE': '115200',
'PCW_UART1_BAUD_RATE': '115200',
'PCW_EN_4K_TIMER': 'O',
'PCW_M_AXI_GPO_ID_WIDTH': '12',
'PCW_M_AXI_GPO_ENABLE_STATIC_REMAP': 'O',
'PCW_M_AXI_GPO_SUPPORT_NARROW_BURST': '0',
'PCW_M_AXI_GPO_THREAD_ID_WIDTH': '12',
'PCW_M_AXI_GP1_ID_WIDTH': '12',
'PCW M AXI GP1 ENABLE STATIC REMAP': 'O'.
'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',
'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',
'PCW_S_AXI_GPO_ID_WIDTH': '6',
'PCW_S_AXI_GP1_ID_WIDTH': '6',
'PCW_S_AXI_ACP_ID_WIDTH': '3',
'PCW_INCLUDE_ACP_TRANS_CHECK': '0',
'PCW_USE_DEFAULT_ACP_USER_VAL': 'O',
'PCW_S_AXI_ACP_ARUSER_VAL': '31',
'PCW_S_AXI_ACP_AWUSER_VAL': '31',
'PCW_S_AXI_HPO_ID_WIDTH': '6',
'PCW_S_AXI_HPO_DATA_WIDTH': '64',
'PCW_S_AXI_HP1_ID_WIDTH': '6',
'PCW_S_AXI_HP1_DATA_WIDTH': '64',
'PCW_S_AXI_HP2_ID_WIDTH': '6',
'PCW_S_AXI_HP2_DATA_WIDTH': '64',
'PCW_S_AXI_HP3_ID_WIDTH': '6',
'PCW_S_AXI_HP3_DATA_WIDTH': '64',
'PCW_NUM_F2P_INTR_INPUTS': '1',
'PCW_EN_DDR': '1',
'PCW_EN_SMC': 'O',
'PCW_EN_QSPI': 'O',
'PCW_EN_CANO': 'O',
'PCW_EN_CAN1': 'O',
'PCW_EN_ENETO': 'O',
'PCW_EN_ENET1': 'O',
'PCW_EN_GPIO': 'O',
'PCW_EN_I2CO': 'O',
'PCW_EN_I2C1': '0',
'PCW_EN_PJTAG': 'O',
'PCW_EN_SDIOO': 'O',
'PCW_EN_SDIO1': 'O',
'PCW_EN_SPIO': 'O',
'PCW_EN_SPI1': '0',
'PCW_EN_UARTO': 'O',
'PCW_EN_UART1': '1',
'PCW_EN_MODEM_UARTO': 'O',
```

```
'PCW_EN_MODEM_UART1': 'O',
'PCW_EN_TTCO': 'O',
'PCW_EN_TTC1': 'O',
'PCW_EN_WDT': 'O',
'PCW_EN_TRACE': 'O',
'PCW_EN_USBO': 'O',
'PCW_EN_USB1': '0',
'PCW_DQ_WIDTH': '32',
'PCW_DQS_WIDTH': '4',
'PCW_DM_WIDTH': '4',
'PCW_MIO_PRIMITIVE': '54',
'PCW_EN_CLKO_PORT': '1',
'PCW_EN_CLK1_PORT': 'O',
'PCW_EN_CLK2_PORT': 'O',
'PCW_EN_CLK3_PORT': '0',
'PCW_EN_RSTO_PORT': '1',
'PCW_EN_RST1_PORT': 'O',
'PCW_EN_RST2_PORT': '0',
'PCW_EN_RST3_PORT': '0',
'PCW_EN_CLKTRIGO_PORT': 'O',
'PCW_EN_CLKTRIG1_PORT': 'O',
'PCW_EN_CLKTRIG2_PORT': '0',
'PCW_EN_CLKTRIG3_PORT': '0',
'PCW_P2F_DMAC_ABORT_INTR': '0',
'PCW_P2F_DMACO_INTR': '0',
'PCW_P2F_DMAC1_INTR': 'O',
'PCW_P2F_DMAC2_INTR': '0',
'PCW_P2F_DMAC3_INTR': '0',
'PCW_P2F_DMAC4_INTR': '0',
'PCW_P2F_DMAC5_INTR': '0',
'PCW_P2F_DMAC6_INTR': '0',
'PCW_P2F_DMAC7_INTR': '0',
'PCW_P2F_SMC_INTR': '0',
'PCW_P2F_QSPI_INTR': '0',
'PCW_P2F_CTI_INTR': '0',
'PCW_P2F_GPIO_INTR': 'O',
'PCW_P2F_USBO_INTR': '0',
'PCW_P2F_ENETO_INTR': 'O',
'PCW_P2F_SDIOO_INTR': '0',
'PCW_P2F_I2CO_INTR': '0',
'PCW_P2F_SPIO_INTR': '0',
'PCW_P2F_UARTO_INTR': 'O',
'PCW_P2F_CANO_INTR': '0',
'PCW_P2F_USB1_INTR': '0',
'PCW_P2F_ENET1_INTR': '0',
'PCW_P2F_SDIO1_INTR': '0',
'PCW_P2F_I2C1_INTR': '0',
```

```
'PCW_P2F_SPI1_INTR': '0',
'PCW_P2F_UART1_INTR': '0',
'PCW_P2F_CAN1_INTR': 'O',
'PCW_IRQ_F2P_INTR': '0',
'PCW_IRQ_F2P_MODE': 'DIRECT',
'PCW_COREO_FIQ_INTR': 'O',
'PCW_COREO_IRQ_INTR': 'O',
'PCW_CORE1_FIQ_INTR': 'O',
'PCW_CORE1_IRQ_INTR': 'O',
'PCW_VALUE_SILVERSION': '3',
'PCW GPO EN MODIFIABLE TXN': '1'.
'PCW_GP1_EN_MODIFIABLE_TXN': '1',
'PCW_IMPORT_BOARD_PRESET': 'None',
'PCW_PERIPHERAL_BOARD_PRESET': 'None',
'PCW_PRESET_BANKO_VOLTAGE': 'LVCMOS 3.3V',
'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',
'PCW_UIPARAM_DDR_ENABLE': '1',
'PCW_UIPARAM_DDR_ADV_ENABLE': 'O',
'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',
'PCW_UIPARAM_DDR_ECC': 'Disabled',
'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',
'PCW_UIPARAM_DDR_BL': '8',
'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',
'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',
'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',
'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',
'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',
'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',
'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',
'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',
'PCW_UIPARAM_DDR_CLOCK_STOP_EN': 'O',
'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',
'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',
'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',
'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',
'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',
'PCW_DDR_PRIORITY_READPORT_0': '<Select>',
'PCW_DDR_PRIORITY_READPORT_1': '<Select>',
'PCW DDR PRIORITY READPORT 2': '<Select>'.
'PCW_DDR_PRIORITY_READPORT_3': '<Select>',
'PCW_DDR_PORTO_HPR_ENABLE': 'O',
'PCW_DDR_PORT1_HPR_ENABLE': 'O',
'PCW_DDR_PORT2_HPR_ENABLE': '0',
'PCW_DDR_PORT3_HPR_ENABLE': 'O',
'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',
'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',
'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',
```

```
'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',
'PCW_NAND_PERIPHERAL_ENABLE': 'O',
'PCW_NAND_NAND_IO': '<Select>',
'PCW_NAND_GRP_D8_ENABLE': '0',
'PCW_NAND_GRP_D8_IO': '<Select>',
'PCW_NOR_PERIPHERAL_ENABLE': 'O',
'PCW_NOR_NOR_IO': '<Select>',
'PCW_NOR_GRP_A25_ENABLE': 'O',
'PCW_NOR_GRP_A25_IO': '<Select>',
'PCW_NOR_GRP_CSO_ENABLE': 'O',
'PCW NOR GRP CSO IO': '<Select>'.
'PCW_NOR_GRP_SRAM_CSO_ENABLE': 'O',
'PCW_NOR_GRP_SRAM_CSO_IO': '<Select>',
'PCW_NOR_GRP_CS1_ENABLE': '0',
'PCW_NOR_GRP_CS1_IO': '<Select>',
'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0'
'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',
'PCW_NOR_GRP_SRAM_INT_ENABLE': 'O',
'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',
'PCW_QSPI_PERIPHERAL_ENABLE': 'O',
'PCW_QSPI_QSPI_IO': '<Select>',
'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',
'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',
'PCW_QSPI_GRP_SS1_ENABLE': '0',
'PCW_QSPI_GRP_SS1_IO': '<Select>',
'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',
'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',
'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',
'PCW_QSPI_GRP_IO1_ENABLE': '0',
'PCW_QSPI_GRP_IO1_IO': '<Select>',
'PCW_QSPI_GRP_FBCLK_ENABLE': '0',
'PCW_QSPI_GRP_FBCLK_IO': '<Select>',
'PCW_QSPI_INTERNAL_HIGHADDRESS': 'OxFCFFFFFF',
'PCW_ENETO_PERIPHERAL_ENABLE': 'O',
'PCW_ENETO_ENETO_IO': '<Select>',
'PCW_ENETO_GRP_MDIO_ENABLE': 'O',
'PCW_ENETO_GRP_MDIO_IO': '<Select>',
'PCW_ENET_RESET_ENABLE': 'O',
'PCW_ENET_RESET_SELECT': '<Select>',
'PCW_ENETO_RESET_ENABLE': 'O',
'PCW_ENETO_RESET_IO': '<Select>',
'PCW_ENET1_PERIPHERAL_ENABLE': 'O',
'PCW_ENET1_ENET1_IO': '<Select>',
'PCW_ENET1_GRP_MDIO_ENABLE': 'O',
'PCW_ENET1_GRP_MDIO_IO': '<Select>',
'PCW_ENET1_RESET_ENABLE': '0',
'PCW_ENET1_RESET_IO': '<Select>',
```

```
'PCW_SDO_PERIPHERAL_ENABLE': 'O',
'PCW_SDO_SDO_IO': '<Select>',
'PCW_SDO_GRP_CD_ENABLE': 'O',
'PCW_SDO_GRP_CD_IO': '<Select>',
'PCW_SDO_GRP_WP_ENABLE': 'O',
'PCW_SDO_GRP_WP_IO': '<Select>',
'PCW_SDO_GRP_POW_ENABLE': 'O',
'PCW_SDO_GRP_POW_IO': '<Select>',
'PCW_SD1_PERIPHERAL_ENABLE': 'O',
'PCW_SD1_SD1_IO': '<Select>',
'PCW_SD1_GRP_CD_ENABLE': '0',
'PCW_SD1_GRP_CD_IO': '<Select>',
'PCW_SD1_GRP_WP_ENABLE': '0',
'PCW_SD1_GRP_WP_IO': '<Select>',
'PCW_SD1_GRP_POW_ENABLE': '0',
'PCW_SD1_GRP_POW_IO': '<Select>'
'PCW_UARTO_PERIPHERAL_ENABLE': 'O',
'PCW_UARTO_UARTO_IO': '<Select>',
'PCW_UARTO_GRP_FULL_ENABLE': 'O',
'PCW_UARTO_GRP_FULL_IO': '<Select>',
'PCW_UART1_PERIPHERAL_ENABLE': '1',
'PCW_UART1_UART1_IO': 'MIO 48 .. 49',
'PCW_UART1_GRP_FULL_ENABLE': 'O',
'PCW_UART1_GRP_FULL_IO': '<Select>',
'PCW_SPIO_PERIPHERAL_ENABLE': 'O',
'PCW_SPIO_SPIO_IO': '<Select>',
'PCW_SPIO_GRP_SSO_ENABLE': 'O',
'PCW_SPIO_GRP_SSO_IO': '<Select>',
'PCW_SPIO_GRP_SS1_ENABLE': '0',
'PCW_SPIO_GRP_SS1_IO': '<Select>',
'PCW_SPIO_GRP_SS2_ENABLE': '0',
'PCW_SPIO_GRP_SS2_IO': '<Select>',
'PCW_SPI1_PERIPHERAL_ENABLE': 'O',
'PCW_SPI1_SPI1_IO': '<Select>',
'PCW_SPI1_GRP_SSO_ENABLE': '0',
'PCW_SPI1_GRP_SSO_IO': '<Select>',
'PCW_SPI1_GRP_SS1_ENABLE': '0',
'PCW_SPI1_GRP_SS1_IO': '<Select>',
'PCW_SPI1_GRP_SS2_ENABLE': '0',
'PCW_SPI1_GRP_SS2_IO': '<Select>',
'PCW_CANO_PERIPHERAL_ENABLE': 'O',
'PCW_CANO_CANO_IO': '<Select>',
'PCW_CANO_GRP_CLK_ENABLE': 'O',
'PCW_CANO_GRP_CLK_IO': '<Select>',
'PCW_CAN1_PERIPHERAL_ENABLE': 'O',
'PCW_CAN1_CAN1_IO': '<Select>',
'PCW_CAN1_GRP_CLK_ENABLE': '0',
```

```
'PCW_CAN1_GRP_CLK_IO': '<Select>',
'PCW_TRACE_PERIPHERAL_ENABLE': '0',
'PCW_TRACE_TRACE_IO': '<Select>',
'PCW_TRACE_GRP_2BIT_ENABLE': '0',
'PCW_TRACE_GRP_2BIT_IO': '<Select>',
'PCW_TRACE_GRP_4BIT_ENABLE': '0',
'PCW_TRACE_GRP_4BIT_IO': '<Select>',
'PCW_TRACE_GRP_8BIT_ENABLE': '0',
'PCW_TRACE_GRP_8BIT_IO': '<Select>',
'PCW_TRACE_GRP_16BIT_ENABLE': 'O',
'PCW_TRACE_GRP_16BIT_IO': '<Select>',
'PCW_TRACE_GRP_32BIT_ENABLE': '0',
'PCW_TRACE_GRP_32BIT_IO': '<Select>',
'PCW_TRACE_INTERNAL_WIDTH': '2',
'PCW_WDT_PERIPHERAL_ENABLE': '0',
'PCW_WDT_WDT_IO': '<Select>',
'PCW_TTCO_PERIPHERAL_ENABLE': 'O',
'PCW_TTCO_TTCO_IO': '<Select>'
'PCW_TTC1_PERIPHERAL_ENABLE': 'O',
'PCW_TTC1_TTC1_IO': '<Select>',
'PCW_PJTAG_PERIPHERAL_ENABLE': '0',
'PCW_PJTAG_PJTAG_IO': '<Select>',
'PCW_USBO_PERIPHERAL_ENABLE': 'O',
'PCW_USBO_USBO_IO': '<Select>',
'PCW_USB_RESET_ENABLE': '0',
'PCW_USB_RESET_SELECT': '<Select>',
'PCW_USBO_RESET_ENABLE': '0',
'PCW_USBO_RESET_IO': '<Select>',
'PCW_USB1_PERIPHERAL_ENABLE': 'O',
'PCW_USB1_USB1_IO': '<Select>',
'PCW_USB1_RESET_ENABLE': '0',
'PCW_USB1_RESET_IO': '<Select>'
'PCW_I2CO_PERIPHERAL_ENABLE': 'O',
'PCW_I2CO_I2CO_IO': '<Select>',
'PCW_I2CO_GRP_INT_ENABLE': 'O',
'PCW_I2CO_GRP_INT_IO': '<Select>',
'PCW_I2CO_RESET_ENABLE': '0',
'PCW_I2CO_RESET_IO': '<Select>',
'PCW_I2C1_PERIPHERAL_ENABLE': '0',
'PCW_I2C1_I2C1_I0': '<Select>',
'PCW_I2C1_GRP_INT_ENABLE': 'O',
'PCW_I2C1_GRP_INT_IO': '<Select>',
'PCW_I2C_RESET_ENABLE': '0',
'PCW_I2C_RESET_SELECT': '<Select>',
'PCW_I2C1_RESET_ENABLE': '0',
'PCW_I2C1_RESET_IO': '<Select>'
'PCW_GPIO_PERIPHERAL_ENABLE': 'O',
```

```
'PCW_GPIO_MIO_GPIO_ENABLE': 'O',
'PCW_GPIO_MIO_GPIO_IO': '<Select>',
'PCW_GPIO_EMIO_GPIO_ENABLE': 'O',
'PCW_GPIO_EMIO_GPIO_IO': '<Select>',
'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',
'PCW_ENETO_PERIPHERAL_FREQMHZ': '1000 Mbps',
'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',
'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',
'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',
'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW QSPI PERIPHERAL CLKSRC': 'IO PLL'.
'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_FCLKO_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_ENETO_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_CANO_PERIPHERAL_CLKSRC': 'External',
'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',
'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',
'PCW_TTCO_CLKO_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW TTCO CLK1 PERIPHERAL CLKSRC': 'CPU 1X'.
'PCW_TTCO_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW_TTC1_CLKO_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',
'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',
'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',
'PCW_USB_RESET_POLARITY': 'Active Low',
'PCW_ENET_RESET_POLARITY': 'Active Low',
'PCW_I2C_RESET_POLARITY': 'Active Low',
'PCW_MIO_O_PULLUP': '<Select>',
'PCW_MIO_O_IOTYPE': '<Select>',
'PCW_MIO_O_DIRECTION': '<Select>',
'PCW_MIO_O_SLEW': '<Select>',
'PCW_MIO_1_PULLUP': '<Select>',
'PCW_MIO_1_IOTYPE': '<Select>',
'PCW_MIO_1_DIRECTION': '<Select>',
'PCW_MIO_1_SLEW': '<Select>',
'PCW_MIO_2_PULLUP': '<Select>',
'PCW_MIO_2_IOTYPE': '<Select>',
'PCW_MIO_2_DIRECTION': '<Select>',
```

```
'PCW_MIO_2_SLEW': '<Select>',
'PCW_MIO_3_PULLUP': '<Select>',
'PCW_MIO_3_IOTYPE': '<Select>',
'PCW_MIO_3_DIRECTION': '<Select>',
'PCW_MIO_3_SLEW': '<Select>',
'PCW_MIO_4_PULLUP': '<Select>',
'PCW_MIO_4_IOTYPE': '<Select>',
'PCW_MIO_4_DIRECTION': '<Select>',
'PCW_MIO_4_SLEW': '<Select>',
'PCW_MIO_5_PULLUP': '<Select>',
'PCW_MIO_5_IOTYPE': '<Select>',
'PCW_MIO_5_DIRECTION': '<Select>',
'PCW_MIO_5_SLEW': '<Select>',
'PCW_MIO_6_PULLUP': '<Select>',
'PCW_MIO_6_IOTYPE': '<Select>',
'PCW_MIO_6_DIRECTION': '<Select>',
'PCW_MIO_6_SLEW': '<Select>',
'PCW_MIO_7_PULLUP': '<Select>',
'PCW_MIO_7_IOTYPE': '<Select>',
'PCW_MIO_7_DIRECTION': '<Select>',
'PCW_MIO_7_SLEW': '<Select>',
'PCW_MIO_8_PULLUP': '<Select>',
'PCW_MIO_8_IOTYPE': '<Select>',
'PCW_MIO_8_DIRECTION': '<Select>',
'PCW_MIO_8_SLEW': '<Select>',
'PCW_MIO_9_PULLUP': '<Select>',
'PCW_MIO_9_IOTYPE': '<Select>',
'PCW_MIO_9_DIRECTION': '<Select>',
'PCW_MIO_9_SLEW': '<Select>',
'PCW_MIO_10_PULLUP': '<Select>',
'PCW_MIO_10_IOTYPE': '<Select>',
'PCW_MIO_10_DIRECTION': '<Select>',
'PCW_MIO_10_SLEW': '<Select>',
'PCW_MIO_11_PULLUP': '<Select>',
'PCW_MIO_11_IOTYPE': '<Select>',
'PCW_MIO_11_DIRECTION': '<Select>',
'PCW_MIO_11_SLEW': '<Select>',
'PCW_MIO_12_PULLUP': '<Select>',
'PCW_MIO_12_IOTYPE': '<Select>',
'PCW_MIO_12_DIRECTION': '<Select>',
'PCW_MIO_12_SLEW': '<Select>',
'PCW_MIO_13_PULLUP': '<Select>',
'PCW_MIO_13_IOTYPE': '<Select>',
'PCW_MIO_13_DIRECTION': '<Select>',
'PCW_MIO_13_SLEW': '<Select>',
'PCW_MIO_14_PULLUP': '<Select>',
'PCW_MIO_14_IOTYPE': '<Select>',
```

```
'PCW_MIO_14_DIRECTION': '<Select>',
'PCW_MIO_14_SLEW': '<Select>',
'PCW_MIO_15_PULLUP': '<Select>',
'PCW_MIO_15_IOTYPE': '<Select>',
'PCW_MIO_15_DIRECTION': '<Select>',
'PCW_MIO_15_SLEW': '<Select>',
'PCW_MIO_16_PULLUP': '<Select>',
'PCW_MIO_16_IOTYPE': '<Select>',
'PCW_MIO_16_DIRECTION': '<Select>',
'PCW_MIO_16_SLEW': '<Select>',
'PCW_MIO_17_PULLUP': '<Select>',
'PCW_MIO_17_IOTYPE': '<Select>',
'PCW_MIO_17_DIRECTION': '<Select>',
'PCW_MIO_17_SLEW': '<Select>',
'PCW_MIO_18_PULLUP': '<Select>',
'PCW_MIO_18_IOTYPE': '<Select>',
'PCW_MIO_18_DIRECTION': '<Select>',
'PCW_MIO_18_SLEW': '<Select>',
'PCW_MIO_19_PULLUP': '<Select>',
'PCW_MIO_19_IOTYPE': '<Select>',
'PCW_MIO_19_DIRECTION': '<Select>',
'PCW_MIO_19_SLEW': '<Select>',
'PCW_MIO_20_PULLUP': '<Select>',
'PCW_MIO_20_IOTYPE': '<Select>',
'PCW_MIO_20_DIRECTION': '<Select>',
'PCW_MIO_20_SLEW': '<Select>',
'PCW_MIO_21_PULLUP': '<Select>',
'PCW_MIO_21_IOTYPE': '<Select>',
'PCW_MIO_21_DIRECTION': '<Select>',
'PCW_MIO_21_SLEW': '<Select>',
'PCW_MIO_22_PULLUP': '<Select>',
'PCW_MIO_22_IOTYPE': '<Select>',
'PCW_MIO_22_DIRECTION': '<Select>',
'PCW_MIO_22_SLEW': '<Select>',
'PCW_MIO_23_PULLUP': '<Select>',
'PCW_MIO_23_IOTYPE': '<Select>',
'PCW_MIO_23_DIRECTION': '<Select>',
'PCW_MIO_23_SLEW': '<Select>',
'PCW_MIO_24_PULLUP': '<Select>',
'PCW_MIO_24_IOTYPE': '<Select>',
'PCW_MIO_24_DIRECTION': '<Select>',
'PCW_MIO_24_SLEW': '<Select>',
'PCW_MIO_25_PULLUP': '<Select>',
'PCW_MIO_25_IOTYPE': '<Select>',
'PCW_MIO_25_DIRECTION': '<Select>',
'PCW_MIO_25_SLEW': '<Select>',
'PCW_MIO_26_PULLUP': '<Select>',
```

```
'PCW_MIO_26_IOTYPE': '<Select>',
'PCW_MIO_26_DIRECTION': '<Select>',
'PCW_MIO_26_SLEW': '<Select>',
'PCW_MIO_27_PULLUP': '<Select>',
'PCW_MIO_27_IOTYPE': '<Select>',
'PCW_MIO_27_DIRECTION': '<Select>',
'PCW_MIO_27_SLEW': '<Select>',
'PCW_MIO_28_PULLUP': '<Select>',
'PCW_MIO_28_IOTYPE': '<Select>',
'PCW_MIO_28_DIRECTION': '<Select>',
'PCW_MIO_28_SLEW': '<Select>',
'PCW_MIO_29_PULLUP': '<Select>',
'PCW_MIO_29_IOTYPE': '<Select>',
'PCW_MIO_29_DIRECTION': '<Select>',
'PCW_MIO_29_SLEW': '<Select>',
'PCW_MIO_30_PULLUP': '<Select>',
'PCW_MIO_30_IOTYPE': '<Select>',
'PCW_MIO_30_DIRECTION': '<Select>',
'PCW_MIO_30_SLEW': '<Select>',
'PCW_MIO_31_PULLUP': '<Select>',
'PCW_MIO_31_IOTYPE': '<Select>',
'PCW_MIO_31_DIRECTION': '<Select>',
'PCW_MIO_31_SLEW': '<Select>',
'PCW_MIO_32_PULLUP': '<Select>',
'PCW_MIO_32_IOTYPE': '<Select>',
'PCW_MIO_32_DIRECTION': '<Select>',
'PCW_MIO_32_SLEW': '<Select>',
'PCW_MIO_33_PULLUP': '<Select>',
'PCW_MIO_33_IOTYPE': '<Select>',
'PCW_MIO_33_DIRECTION': '<Select>',
'PCW_MIO_33_SLEW': '<Select>',
'PCW_MIO_34_PULLUP': '<Select>',
'PCW_MIO_34_IOTYPE': '<Select>',
'PCW_MIO_34_DIRECTION': '<Select>',
'PCW_MIO_34_SLEW': '<Select>',
'PCW_MIO_35_PULLUP': '<Select>',
'PCW_MIO_35_IOTYPE': '<Select>',
'PCW_MIO_35_DIRECTION': '<Select>',
'PCW_MIO_35_SLEW': '<Select>',
'PCW_MIO_36_PULLUP': '<Select>',
'PCW_MIO_36_IOTYPE': '<Select>',
'PCW_MIO_36_DIRECTION': '<Select>',
'PCW_MIO_36_SLEW': '<Select>',
'PCW_MIO_37_PULLUP': '<Select>',
'PCW_MIO_37_IOTYPE': '<Select>',
'PCW_MIO_37_DIRECTION': '<Select>',
'PCW_MIO_37_SLEW': '<Select>',
```

```
'PCW_MIO_38_PULLUP': '<Select>',
'PCW_MIO_38_IOTYPE': '<Select>',
'PCW_MIO_38_DIRECTION': '<Select>',
'PCW_MIO_38_SLEW': '<Select>',
'PCW_MIO_39_PULLUP': '<Select>',
'PCW_MIO_39_IOTYPE': '<Select>',
'PCW_MIO_39_DIRECTION': '<Select>',
'PCW_MIO_39_SLEW': '<Select>',
'PCW_MIO_40_PULLUP': '<Select>',
'PCW_MIO_40_IOTYPE': '<Select>',
'PCW_MIO_40_DIRECTION': '<Select>',
'PCW_MIO_40_SLEW': '<Select>',
'PCW_MIO_41_PULLUP': '<Select>',
'PCW_MIO_41_IOTYPE': '<Select>',
'PCW_MIO_41_DIRECTION': '<Select>',
'PCW_MIO_41_SLEW': '<Select>',
'PCW_MIO_42_PULLUP': '<Select>',
'PCW_MIO_42_IOTYPE': '<Select>',
'PCW_MIO_42_DIRECTION': '<Select>',
'PCW_MIO_42_SLEW': '<Select>',
'PCW_MIO_43_PULLUP': '<Select>',
'PCW_MIO_43_IOTYPE': '<Select>',
'PCW_MIO_43_DIRECTION': '<Select>',
'PCW_MIO_43_SLEW': '<Select>',
'PCW_MIO_44_PULLUP': '<Select>',
'PCW_MIO_44_IOTYPE': '<Select>',
'PCW_MIO_44_DIRECTION': '<Select>',
'PCW_MIO_44_SLEW': '<Select>',
'PCW_MIO_45_PULLUP': '<Select>',
'PCW_MIO_45_IOTYPE': '<Select>',
'PCW_MIO_45_DIRECTION': '<Select>',
'PCW_MIO_45_SLEW': '<Select>',
'PCW_MIO_46_PULLUP': '<Select>',
'PCW_MIO_46_IOTYPE': '<Select>',
'PCW_MIO_46_DIRECTION': '<Select>',
'PCW_MIO_46_SLEW': '<Select>',
'PCW_MIO_47_PULLUP': '<Select>',
'PCW_MIO_47_IOTYPE': '<Select>',
'PCW_MIO_47_DIRECTION': '<Select>',
'PCW_MIO_47_SLEW': '<Select>',
'PCW_MIO_48_PULLUP': 'enabled',
'PCW_MIO_48_IOTYPE': 'LVCMOS 3.3V',
'PCW_MIO_48_DIRECTION': 'out',
'PCW_MIO_48_SLEW': 'slow',
'PCW_MIO_49_PULLUP': 'enabled',
'PCW_MIO_49_IOTYPE': 'LVCMOS 3.3V',
'PCW_MIO_49_DIRECTION': 'in',
```

```
'PCW_MIO_49_SLEW': 'slow',
'PCW_MIO_50_PULLUP': '<Select>',
'PCW_MIO_50_IOTYPE': '<Select>',
'PCW_MIO_50_DIRECTION': '<Select>',
'PCW_MIO_50_SLEW': '<Select>',
'PCW_MIO_51_PULLUP': '<Select>',
'PCW_MIO_51_IOTYPE': '<Select>',
'PCW_MIO_51_DIRECTION': '<Select>',
'PCW_MIO_51_SLEW': '<Select>',
'PCW_MIO_52_PULLUP': '<Select>',
'PCW_MIO_52_IOTYPE': '<Select>',
'PCW_MIO_52_DIRECTION': '<Select>',
'PCW_MIO_52_SLEW': '<Select>',
'PCW_MIO_53_PULLUP': '<Select>',
'PCW_MIO_53_IOTYPE': '<Select>',
'PCW_MIO_53_DIRECTION': '<Select>',
'PCW_MIO_53_SLEW': '<Select>',
'preset': 'None',
'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',
```

'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unas

'PCW_MIO_TREE_SIGNALS': 'unassigned#unassign

```
'PCW_PS7_SI_REV': 'PRODUCTION',
'PCW_FPGA_FCLKO_ENABLE': '1',
'PCW_FPGA_FCLK1_ENABLE': '0',
'PCW_FPGA_FCLK2_ENABLE': '0',
'PCW_FPGA_FCLK3_ENABLE': '0',
'PCW_NOR_SRAM_CSO_T_TR': '1',
'PCW_NOR_SRAM_CSO_T_PC': '1',
'PCW_NOR_SRAM_CSO_T_WP': '1',
'PCW_NOR_SRAM_CSO_T_CEOE': '1',
'PCW_NOR_SRAM_CSO_T_WC': '11',
'PCW_NOR_SRAM_CSO_T_CEOE': '1',
'PCW_NOR_SRAM_CSO_T_CEOE': '11',
'PCW_NOR_SRAM_CSO_T_CEOE': '11',
'PCW_NOR_SRAM_CSO_T_RC': '11',
'PCW_NOR_SRAM_CSO_T_RC': '11',
```

```
'PCW_NOR_SRAM_CS1_T_TR': '1',
'PCW_NOR_SRAM_CS1_T_PC': '1',
'PCW_NOR_SRAM_CS1_T_WP': '1',
'PCW_NOR_SRAM_CS1_T_CEOE': '1',
'PCW_NOR_SRAM_CS1_T_WC': '11',
'PCW_NOR_SRAM_CS1_T_RC': '11',
'PCW_NOR_SRAM_CS1_WE_TIME': '0',
'PCW_NOR_CSO_T_TR': '1',
'PCW_NOR_CSO_T_PC': '1',
'PCW_NOR_CSO_T_WP': '1',
'PCW_NOR_CSO_T_CEOE': '1',
'PCW_NOR_CSO_T_WC': '11',
'PCW_NOR_CSO_T_RC': '11',
'PCW_NOR_CSO_WE_TIME': '0',
'PCW_NOR_CS1_T_TR': '1',
'PCW_NOR_CS1_T_PC': '1',
'PCW_NOR_CS1_T_WP': '1',
'PCW_NOR_CS1_T_CEOE': '1',
'PCW_NOR_CS1_T_WC': '11',
'PCW_NOR_CS1_T_RC': '11',
'PCW_NOR_CS1_WE_TIME': '0',
'PCW_NAND_CYCLES_T_RR': '1',
'PCW_NAND_CYCLES_T_AR': '1',
'PCW_NAND_CYCLES_T_CLR': '1',
'PCW_NAND_CYCLES_T_WP': '1',
'PCW_NAND_CYCLES_T_REA': '1',
'PCW_NAND_CYCLES_T_WC': '11',
'PCW_NAND_CYCLES_T_RC': '11',
'PCW_SMC_CYCLE_TO': 'NA',
'PCW_SMC_CYCLE_T1': 'NA',
'PCW_SMC_CYCLE_T2': 'NA',
'PCW_SMC_CYCLE_T3': 'NA',
'PCW_SMC_CYCLE_T4': 'NA',
'PCW_SMC_CYCLE_T5': 'NA',
'PCW_SMC_CYCLE_T6': 'NA',
'PCW_PACKAGE_NAME': 'clg400',
'PCW_PLL_BYPASSMODE_ENABLE': '0',
'Component_Name': 'design_1_processing_system7_0_0',
'EDK_IPTYPE': 'PERIPHERAL',
'CAN_DEBUG': 'false',
'TIMEPERIOD_PS': '1250',
'MEMORY_TYPE': 'COMPONENTS',
'MEMORY_PART': None,
'DATA_WIDTH': '8',
'CS_ENABLED': 'true',
'DATA_MASK_ENABLED': 'true',
'SLOT': 'Single',
```

```
'BURST_LENGTH': '8',
        'AXI_ARBITRATION_SCHEME': 'TDM',
        'CAS_LATENCY': '11',
        'CAS_WRITE_LATENCY': '11',
        'SUPPORTS_NARROW_BURST': '0',
        'NUM_WRITE_OUTSTANDING': '8',
        'NUM_READ_OUTSTANDING': '8',
        'PROTOCOL': 'AXI3',
        'FREQ_HZ': '50000000',
        'ID_WIDTH': '12',
        'ADDR_WIDTH': '32',
        'AWUSER_WIDTH': 'O',
        'ARUSER_WIDTH': 'O',
        'WUSER_WIDTH': 'O',
        'RUSER_WIDTH': '0',
        'BUSER_WIDTH': '0',
        'READ_WRITE_MODE': 'READ_WRITE',
        'HAS_BURST': '1',
        'HAS_LOCK': '1',
        'HAS_PROT': '1',
        'HAS_CACHE': '1',
        'HAS_QOS': '1',
        'HAS_REGION': 'O',
        'HAS_WSTRB': '1',
        'HAS_BRESP': '1',
        'HAS_RRESP': '1',
        'MAX_BURST_LENGTH': '16',
        'PHASE': '0.0',
        'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLKO',
        'NUM_READ_THREADS': '4',
        'NUM_WRITE_THREADS': '4',
        'RUSER_BITS_PER_BYTE': '0',
        'WUSER_BITS_PER_BYTE': '0',
        'INSERT_VIP': '0'},
       'driver': pynq.overlay.DefaultIP,
       'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xb385f2e0>}}
[]: # This will work only when the .bit file is loaded
     ip.register_map
[]: # The following are the cells for writing the values at the Slave register.
      \rightarrow Addresses.
     # The slave register addresses can be obtained from the register map, it will_
      \rightarrow work only
     # when the bit file is uploaded
```

'CUSTOM_PARTS': None,

'MEM_ADDR_MAP': 'ROW_COLUMN_BANK',

```
[11]: ip.write(0x0, 56)
      ip.write(0x4, 154)
      ip.write(0x8, 170)
      ip.write(0xC, 184)
      ip.write(0x10, 190)
      ip.write(0x14, 201)
      ip.write(0x18, 10)
      ip.write(0x1c, 9)
[13]: print(ip.read(0x0))
      print(ip.read(0x4))
      print(ip.read(0x8))
      print(ip.read(0xC))
      print(ip.read(0x10))
      print(ip.read(0x14))
      print(ip.read(0x18))
      print(ip.read(0x1c))
     56
     154
     170
     184
     190
     201
     10
     9
[14]: #Start signal
      ip.write(0x60, 1)
[15]: print(ip.read(0x60))
[18]: #Done signal
      print(ip.read(0x64))
[30]: print(ctypes.c_int32(ip.read(0x20)).value)
      print(ctypes.c_int32(ip.read(0x24)).value) #-291
      print(ctypes.c_int32(ip.read(0x28)).value)
      print(ctypes.c_int32(ip.read(0x2c)).value)
      print(ctypes.c_int32(ip.read(0x30)).value) #-121
      print(ctypes.c_int32(ip.read(0x34)).value)
      print(ctypes.c_int32(ip.read(0x38)).value)
      print(ctypes.c_int32(ip.read(0x3c)).value) #-290
```

971

```
-291
     67
     22
     -121
     23
     67
     -290
[31]: print(ctypes.c_int32(ip.read(0x40)).value)
      print(ctypes.c_int32(ip.read(0x44)).value) #-251
      print(ctypes.c_int32(ip.read(0x48)).value) #-163
      print(ctypes.c_int32(ip.read(0x4c)).value)
      print(ctypes.c_int32(ip.read(0x50)).value)
      print(ctypes.c_int32(ip.read(0x54)).value) #-69
      print(ctypes.c_int32(ip.read(0x58)).value)
      print(ctypes.c_int32(ip.read(0x5c)).value)
     0
     -251
     -163
     69
     0
     -69
     163
     251
 []: # The following is the automated process for taking input and returning output
       \hookrightarrow of the 8 point FFT
[38]: BASE_ADDRESS = 0x00
[46]: address_input = BASE_ADDRESS
[47]: print("Enter the real values of the FFT")
      for i in range(8):
          ip.write(address_input, int(input()))
          address_input += 4
     Enter the real values of the FFT
     1
     0
     1
     0
     1
     0
     1
     0
```

```
[48]: print("Enter the imaginary values of the FFT")
      for i in range(8):
          ip.write(address_input, int(input()))
          address_input += 4
     Enter the imaginary values of the FFT
     0
     0
     0
     0
     0
     0
     0
 []: #Start signal
      ip.write(0x60, 1)
 []: # Use for debugging only
      # print(ip.read(0x60))
 []: while(not ip.read(0x64) #Done signal):
         continue
      print("The output is ready")
[49]: address = BASE_ADDRESS + 0x20
[50]: print("The real values are \n")
      for i in range(8):
          print(ctypes.c_int32(ip.read(address)).value)
          address += 4
     The real values are
     971
     -291
     67
     22
     -121
     23
     67
     -290
[43]: print("The imaginary values are \n")
      for i in range(8):
          print(ctypes.c_int32(ip.read(address)).value)
          address += 4
```

The imaginary values are

```
0
-251
-163
69
0
-69
163
251
```