Department of Electrical Engineering Indian Institute of Technology, Kanpur

EE 210 QUIZ 2B 16.4.21 Total Marks: 15 Total Time: 30 Mins.

Transistor pairs M_1 - M_2 , M_3 - M_4 , and Q_5 - Q_6 are perfectly matched. The stage is to be designed to have CMRR of 80 dB, subjected to the following requirements and constraints:

- * M_1 and M_2 must operate with g_m of 80 μ A/V.
- * I_{C6} must be 8 μ A (DC).
- a) Evaluate the required values of R_1 , R_2 , and $(W/L)_1$ [= $(W/L)_2$].
- b) For your designed circuit:
 - i) Estimate the magnitude of the common-mode gain ($|A_{cm}|$).

No other data required if you attempt the problem correctly. ©

