



Solⁿ to HA #7

1. Assuming $R \gg (r_{E1} + r_{E2})$, where $r_E = 1/g_m$, & $r_{E1} || r_{E2} \approx r_E$, the eqv. ckt. is shown in (a) & the simplified eqv. is shown in (b).



from (a): $v_4 = -i r_{\pi 4}$, $v_2 = i r_{E1} \Rightarrow v_2 = -\frac{r_{E1}}{r_{\pi 4}} v_4 \approx -\frac{v_4}{\beta}$.

$\therefore g_{m2} v_2 = -g_{m2} \frac{v_4}{\beta} = -\frac{v_4}{r_{\pi 2}}$ ($\because r_{\pi 2} = \beta/g_{m2}$).



$(r_{E1} + r_{E2})$ appears in series with $r_{\pi 4}$, & can be assumed to be much smaller than $r_{\pi 4} \Rightarrow$ we get eqv. (b).

Current source $\frac{v_4}{r_{\pi 2}}$ is proportional to the voltage appearing across itself \Rightarrow simply behaves like a resistor $r_{\pi 2}$. This appears in parallel with $r_{\pi 4}$, producing an eqv. $r_{\pi}/2$ ($\because r_{\pi 2} = r_{\pi 4} = r_{\pi}$). Also, $r_{o2} \gg \frac{r_{\pi}}{2} \Rightarrow$ the eqv. resistance is simply $r_{\pi}/2$.

The resultant ckt. should be quite familiar to us, & by inspection


$$R_o = \frac{v_t}{i_t} = r_{o4} \left(1 + g_{m4} \frac{r_{\pi}}{2} \right) = r_{o4} \left(1 + \frac{\beta}{2} \right) \approx \frac{\beta r_{o4}}{2} \quad (\text{assuming } \beta/2 \gg 1).$$

This is exactly half of the value given in class (βr_o).



Neglecting the small resistance $1/g_{m5}$, the base of Q_6 is at ac ground.

R_o' of a normal cascode, as given in class



By inspection, $R_o = \frac{v_t}{i_t} = r_{o6} [1 + g_{m6} \{ r_{\pi 6} || R_o' \}]$

$r_{\pi 6} \ll R_o' \Rightarrow R_o \approx r_{o6} (1 + g_{m6} r_{\pi 6}) \approx \beta r_{o6}$ (same as a normal cascode).

Try to figure out physically why R_o does not increase for a BJT double cascode.

2 All devices have same g_m & r_o , \therefore all devices are identical, & they are $\textcircled{2}$ carrying the same current. Also, assuming $\lambda V_{DS} \ll 1$ (an extremely prudent assumption, unless V_{DS} is very high), $g_m = \sqrt{2K_n' \left(\frac{W}{L}\right) I_D} = 3.16 \times 10^{-4} \text{ A/V}$.

$$\lambda = \frac{1}{L} \frac{dX_d}{dV_{DS}}, \text{ which gives } \lambda = 0.0125 \text{ V}^{-1} \Rightarrow r_o = \frac{1}{\lambda I_D} = 800 \text{ k}\Omega.$$

The overall output resistance of NMOS Cascode Current Source:

$$R_o = g_m r_o^2 = 202.24 \text{ M}\Omega \text{ (mind-bogglingly high!)}.$$

The open-ckt. voltage of a current source, by definition, $V_{OC} = I_o \times R_o = 20.22 \text{ kV}!!$

$$4 \text{ } I_{REF} = \frac{V_{CC} - V_{BE1}}{R_1} = \frac{V'}{R_1}, \text{ where } V' = V_{CC} - V_{BE1}. \text{ Also, } V_{BE1} = V_{BE2} + I_o R_2.$$


$$\Rightarrow I_o R_2 = V_{BE1} - V_{BE2} = V_T \ln \frac{I_{REF}}{I_o}. \text{ The total resistance in the ckt } R = R_1 + R_2$$

$$= R_1 + \frac{V_T}{I_o} \ln \frac{I_{REF}}{I_o} = R_1 + \frac{V_T}{I_o} \ln \frac{V'}{I_o R_1}. \text{ To find min } R, \text{ take derivative of this}$$

$$\text{eqn. w.r.t. } R_1, \text{ \& plug it to zero } \Rightarrow R_1 = \frac{V_T}{I_o} \text{ \& } R_2 = \frac{V_T}{I_o} \ln \frac{V'}{V_T}.$$

These are the reqd. expressions of R_1 & R_2 that would give min. total resistance.

Now, for the values given, $R_1 = 5.2 \text{ k}\Omega$ & $R_2 = 36.5 \text{ k}\Omega$. These values seem to be practical, however, with this value of R_1 ($5.2 \text{ k}\Omega$), $I_{REF} = 5.6 \text{ mA}$, resulting in the total power drawn from the supply $= V_{CC} \times I_{REF} = 169 \text{ mW}$, which is too high. \therefore In practical applications with high values of V_{CC} , in order to reduce the power dissipation, R_1 is increased, & R_2 is accordingly tailored in order to get the desired output current.



$$V_O = (I_1 + I_B) R_1 + V_{BE} \text{ (refer to the fig.)} = \left(1 + \frac{R_1}{R_2}\right) V_{BE} + I_B R_1.$$

$$\therefore I_1 = \frac{V_{BE}}{R_2}. \text{ Also, } I_{REF} = I_1 + I_B + I_C, \text{ with } I_C = \beta I_B.$$

$$\Rightarrow I_B = \frac{1}{\beta + 1} \left(I_{REF} - \frac{V_{BE}}{R_2} \right). \text{ Substituting } I_B \text{ back in } V_O,$$

$$V_O = \left(1 + \frac{R_1}{R_2}\right) V_{BE} + \frac{R_1}{(\beta + 1) R_2} (I_{REF} R_2 - V_{BE})$$

which is the reqd. expression to prove.

Substituting the given values, $V_O = 7 + \frac{2.7}{\beta + 1}$. Note that the nominal


value of V_O (neglecting base current) is $V_O = \left(1 + \frac{R_1}{R_2}\right) V_{BE} = 7 \text{ V}$.

Considering base current, $V_O = 7.245 \text{ V}$ ($\beta = 10$), 7.053 V ($\beta = 50$),

7.027 V ($\beta = 100$), 7.014 V ($\beta = 200$), & 7.011 V ($\beta = 250$).

Thus, as β increases, V_O approaches its nominal value of 7 V .

6 \because 3 voltage references are needed, \therefore we need 4 transistors. All bodies are (3) connected to ground. $V_{TN1} = V_{TN0} = 0.7V$. $V_{BS2} = -V_{O1} = -1.5V \Rightarrow$



$V_{TN2} = 0.97V$, $V_{BS3} = -V_{O2} = -3V \Rightarrow V_{TN3} = 1.15V$, $V_{BS4} = -V_{O3} = -4.5V \Rightarrow V_{TN4} = 1.29V$. $V_{GS1} = V_{O1} = 1.5V$, $V_{GS2} = V_{O2} - V_{O1} = 1.5V$, $V_{GS3} = V_{O3} - V_{O2} = 1.5V$, $V_{GS4} = V_{DD} - V_{O3} = 1.5V$. Thus, for this particular case, all transistors operate with same value of V_{GS} . $V_{DS1} = V_{DS2} = V_{DS3} = V_{DS4} = 1.5V$ ($\because V_{GS} = V_{DS}$ for all transistors).

Now, $\Delta V_1 = V_{GS1} - V_{TN1} = 0.8V$, $\Delta V_2 = V_{GS2} - V_{TN2} = 0.53V$, $\Delta V_3 = V_{GS3} - V_{TN3} = 0.35V$, $\Delta V_4 = V_{GS4} - V_{TN4} = 0.21V$.

i) Choose M_1 to be of min. size $\Rightarrow W_1 = L_1 = MFS = 1\mu m$

$$I_{REF} = \frac{K_n'}{2} \left(\frac{W}{L} \right)_1 \Delta V_1^2 (1 + \lambda V_{DS1}) = \frac{40}{2} \times 1 \times 0.8^2 \times (1 + 0.1 \times 1.5) = 14.72 \mu A$$

$$\text{Thus, } \left(\frac{W}{L} \right)_2 = \frac{14.72 \times 2}{40 \times 0.53^2 \times (1 + 0.1 \times 1.5)} = 2.28$$

$$L_2 = 1\mu m \quad W_2 = 2.28\mu m$$

$$\left(\frac{W}{L} \right)_3 = \frac{14.72 \times 2}{40 \times 0.35^2 \times (1 + 0.1 \times 1.5)} = 5.22$$

$$L_3 = 1\mu m \quad W_3 = 5.22\mu m$$

$$\left(\frac{W}{L} \right)_4 = \frac{14.72 \times 2}{40 \times 0.21^2 \times (1 + 0.1 \times 1.5)} = 14.5$$

$$L_4 = 1\mu m \quad W_4 = 14.5\mu m$$

$$\text{Total Power Drawn} = 14.72 \mu A \times 6V = 88.32 \mu W \quad \text{Total area} = \Sigma(WL) = 23 \mu m^2$$

ii) choose M_4 to be of min size $\Rightarrow W_4 = L_4 = 1\mu m$

$$I_{REF} = \frac{40}{2} \times 1 \times 0.21^2 \times (1 + 0.1 \times 1.5) = 1 \mu A$$

$$\text{Thus, } \left(\frac{W}{L} \right)_3 = \frac{1 \times 2}{40 \times 0.35^2 \times (1 + 0.1 \times 1.5)} = 0.35$$

$$W_3 = 1\mu m \quad L_3 = 2.82\mu m$$

$$\left(\frac{W}{L} \right)_2 = \frac{1 \times 2}{40 \times 0.53^2 \times (1 + 0.1 \times 1.5)} = 0.15$$

$$W_2 = 1\mu m \quad L_2 = 6.46\mu m$$

$$\left(\frac{W}{L} \right)_1 = \frac{1 \times 2}{40 \times 0.8^2 \times (1 + 0.1 \times 1.5)} = 0.068$$

$$W_1 = 1\mu m \quad L_1 = 14.72\mu m$$

$$\text{Total Power Drawn} = 6 \mu W \quad (\text{Dramatic saving from case i), } 88.32 \mu W)$$

$$\text{Total area} = \Sigma(WL) = 25 \mu m^2 \quad (\text{almost identical to case i})$$

The reason why design ii) is better, because we chose that transistor to be of min. size, which has the least value of ΔV . $\because I_D \propto \left(\frac{W}{L} \right) \Delta V^2$, \therefore min. values of WL & ΔV can be utilized to produce the least I_{REF} , resulting in least power dissipation. The total area, to a first order, is independent of what transistor is chosen to be min. sized with one!