


**Complete Circuit**



**ac Midband Schematic**

$C_B$ : **Base Blocking Capacitor** ,  $C_C$ : **Collector Coupling Capacitor**  
 $C_E$ : **Emitter Bypass Capacitor** ,  $R_S$ : **Source Resistance** ,  $R_L$ : **Load Resistance**

- $C_B, C_C$ : Used for *DC isolation* of the *bias circuit* from *the source and the load*
  - *DC biasing becomes independent of source and load*
- $C_E$ : *Plays no role in DC* (*opens up*), but *shorts out  $R_E$  in ac* (will see its effects later)
- These 3 capacitors dictate the *lower cutoff frequency* ( $f_L$ ) of the circuit
- Typically have values in the order of  *$\mu F$  to 100s of  $\mu F$*  in order to give  *$f_L$  as close to 0 (DC)* as possible

- First need to do the *DC analysis* to find the *operating point*
- *All capacitors open up for DC analysis*
  - *$R_S$  and  $R_L$  play no role*
- *Neglecting base current:*
$$V_B = V_{CC}R_2/(R_1 + R_2) = 1.2 \text{ V}$$
$$\Rightarrow V_E = V_B - V_{BE} = 0.5 \text{ V}$$
$$\Rightarrow I_E \approx I_C = V_E/R_E = 2 \text{ mA}$$
$$V_C = V_{CC} - I_C R_C = 4 \text{ V}$$
$$V_{CE} = 3.5 \text{ V (quite close to } V_{CC}/3)$$
- *DC bias point analysis done!*

- Now we can move on to the *ac analysis*
- *All capacitors get shorted* due to their *high values*, assuming *frequency of operation* is *beyond  $f_L$*  and *less than  $f_H$* , i.e., *midband range*
- *$C_E$  bypasses  $R_E$* 
  - ⇒ *Emitter of  $Q$  goes to ground*
  - ⇒  *$R_E$  plays no role in ac analysis*
- *Refer to the ac schematic*
  - $R_3 = R_1 || R_2 = 9 \text{ k}\Omega$
  - $R_4 = R_C || R_L = 2 \text{ k}\Omega$
- *Need  $\beta$  for ac analysis (choose 100)*

- $r_E = V_T/I_C = 13 \Omega$ , and  $r_\pi = \beta r_E = 1.3 \text{ k}\Omega$
- $R_{i1} = r_\pi = 1.3 \text{ k}\Omega$
- $R_i = R_{i1} \parallel R_3 = 1.14 \text{ k}\Omega$
- Total resistance *seen* by  $v_i = R_S + R_i = 2.14 \text{ k}\Omega$
- For calculation of *voltage gain*  $A_v$ , apply *chain rule*:

$$A_v = v_o/v_i = (v_o/v_b) \times (v_b/v_i)$$


$$v_o/v_b = -R_4/r_E = -153.85 \text{ (CE stage)}$$

$$v_b/v_i = R_i/(R_i + R_S) = 0.533$$

$$\Rightarrow A_v = -82 \text{ (Very Good Gain!)}$$

- Note that  $v_i$  and  $v_o$  are *exactly out of phase*, which is expected from a *CE stage*
- $R_0 = r_o || R_4 \approx R_4 = 2 \text{ k}\Omega$   
(since for *discrete circuits*,  $r_o$  is generally *neglected*)
- *This completes the analysis of the stage*
- *Summary:*
  - $A_v = -82$
  - $R_i = 1.14 \text{ k}\Omega$
  - Resistance *seen* by  $v_i = 2.14 \text{ k}\Omega$
  - $R_0 = 2 \text{ k}\Omega$

- Now let's explore what happens if  $C_E$  were *absent*, i.e.,  $R_E$  *unbypassed*
- Redraw the *ac schematic*:



**ac Midband Schematic for  $R_E$  unbypassed**