CYCLE ACCURATE SIMULATOR OF DYNAMICALLY SCHEDULED PROCESSOR IMPLEMENTING THE TOMASULO ALGORITHM WITH REORDER BUFFER

ECE-563 Project-2 Report

- Vijayalakshmi Parthiyoor Sundar (200201162)

DATA STRUCTURES

Reorder Buffer:

The implementation of ROB was done using a circular FIFO using an array. Given that the ROB commits in-order and must maintain the correct indexing, a circular FIFO made it easier to keep track. The data structure of ROB consists of the instruction, a ready bit, a misprediction bit, the destination, and the value and memory latency.

```
struct robT{
    dynInstructPT
                     dInstP:
    bool
                     ready;
    bool
                     misPred;
    unsigned
                     dest;
    unsigned
                     value:
    uint32 t
                     memLatency;
    robT(){
                   = NULL;
       dInstP
       ready
                   = false;
       dest
                   = UNDEFINED;
                   = UNDEFINED;
       value
       memLatency = 0;
    ~robT(){
      Fifo<robT> rob;
```

Reservation Stations and Load Buffers:

The data structure for the reservation stations and load buffer consists of the instruction with the value of the source registers, it also consists of the bits which depict if the values are ready. The structure consists of the tags of each of the source registers and the entry index of the instruction in ROB. It consists of the address, and an ID to keep track, with an "inExec" bit which checks if the instruction has already been pushed to execution unit. The reservation station was implemented as a vector.

```
158
    struct resStationT{
159
         dynInstructPT
                           dInstP;
160
         unsigned
                           vj;
vjR;
         bool
         unsigned
                           vk:
                           vkR:
         bool
         unsigned
164
                           qj;
         unsigned
                            ak:
166
         unsigned
                            tagD;
         unsigned
                           addr;
168
                           id;
         bool
                           inExec;
170
         resStationT(){
171
                           true;
            vjR
             vkR
                           true;
                           UNDEFINED;
174
            vj
                           UNDEFINED;
             vk
            qj
                         = UNDEFINED;
                           UNDEFINED;
            qk
                           UNDEFINED;
178
            tagD
                           UNDEFINED;
179
            addr
             inExec
                           false:
180
182
      };
           vector <resStationT*> resStation[RS_TOTAL];
184
```

Register File:

To implement Floating-point registers, a structure "fpFileT" and "gprFileT" are declared with its members as value, busy and tag. The value stores the value of the respective register, while the busy indicates if the register is being used as a destination, the tag is the entry number of the instruction in the reorder buffer. The general-purpose register file was then implemented in the similar way.

SALIENT ASPECTS OF THE CODE

1. To model the multiple computational address units and the bypass logic, a separate lane was implemented which is used by store and bypassed load in the execute stage. The load that is not bypassed uses the memory unit during the execute stage, hence the latency is modelled in the execute stage.

```
if ( !resP->inExec && resP->vjR && resP->vkR && instReady ){
   int execUnit = opcodeToExUnit(resP->dInstP->opcode);
                    = execFp[execUnit].numLanes;
= execUnit == MEMORY;
   int numLanes
  bool isMem
   if( is_store || bypassReady ){
      resP->inExec
                                                                 = true;
      execWrLaneT lane;
      lane.payloadP
                                                                = is_load && bypassReady;
= (is_load && bypassReady) ? bypassValue : UNDEFINED;
      lane.outputReady
      lane.output
      bypassLane.push_back( lane );
   else{
      // Try to go in regular lanes
for(int laneId = 0; laneId < numLanes; laneId++){
```

2. Reservation stations and load buffers as a collapsing buffer using vectors helped dispatching instructions in program order.

3. A function that finds the nearest store preceding the load and checks if it's conflicting by checking if the address has been computed, or if it is the same address as the load instruction.

SELF GRADING

<u>Testcase</u>	Points	Comments
Testcase 1	6	The test case and reference output fully match
Testcase 2	6	The test case and reference output fully match
Testcase 3	6	The test case and reference output fully match
Testcase 4	6	The test case and reference output fully match
Testcase 5	6	The test case and reference output fully match
Testcase 6	6	The test case and reference output fully match
Testcase 7	6	The test case and reference output fully match
Testcase 8	6	The test case and reference output fully match
Testcase 9	6	The test case and reference output fully match
Testcase 10	6	The test case and reference output fully match

The code passes all testcases and everything works.

Std=c++11 was added in the makefile.