

0 the S-D ADC Es cutively diffuent from

operation 402.

successive approximation Jose distintinctive speed, which edea behind a b-D converter Than acteriatics makes them are high precision and edeal for many application is to reduce ţ

7 DOC basic 中华 simplest cht possible.


·TRIE CA They ADC. tis. shows the main blocks of S-P ADC

above 2 main parts.

·It hand les the falls Ente 154 Es a feedback loop that John's analos sisnals & does the 九九 basic Aso D S-D modulato

CONVCYSION

· H ts Stoma v The 2nd part of the ADC handles To ratio es called Job Ps to Mas 48 古 つかるな mode later 0 multibit valuce over sampling ratio the face つかくと puncty dis. sisnals. str com them go as



- terminals, v+ and v. its of Pakish if v+>v and


 Thus it provides a be
- and acts like a 1-bit ADC.

 Although comparates of fairly simple it is
- e Although comparates of fairly simple, the block diagram of comp. At in the family users quide looks complicated but of the many options provided.
- These are controlled with the 2 pheripheral wisters on CACTLI & 2.
- The entire module is switched on exoll with the CAON bit. It is off by default to save the much.
- The non-inviting if ut can be connected to external signals (Ato-CAZ without an external connection.

Thes is selected resig P2(A4 & P2(A0.

- · Similarly the inventing ilp v.
- The Enternal reflerence vity Vearet can be thosen from 1/4 Vcc , 1/2 vcc & a fixed vity from a transists valode.

- . The raw ofp of the comparate can optionally be filter through an RC Cht to reduce oscillations en the signal.
- The OIP is brought to an external pan CAOUT.
- · The CAIFS thay is raised on either a rising of falling edy Of the comparate ofp. 3



- · Fig shows the block diagramic representation ADCIO. there are more E/Ps en the larger device. As in the case of comp. - At.
- · Most of the features are can be configured only whele the enable conversion but ENC is clear to ensure Ital the ADC ? D inactive.
- · we now look at some simple examples of measurements the basic hardware of the ADCIO.
- · Mole complicated aspects such as trisgering from hordware and datatransfer controlled
- Three steps are recquired to make a single conversion with the ADC 10.

enable the module.

The ENC bit must be clear dury this operal bee most of the bots in ADCIOCTLOG I can be charged only when ENC=0.

509

- 2. Set the ENC bit to emable a conversion.

 This cannot be done a whole the module is being configured in the previous step.
- 3. Trisger the conversion, either by setting the ADCIOSC bit 8 by an edy form TA. (time-17).

ADC 12

- · ADC 12 works on the same principles as the ADCIO.
- · Principal distinctions blu ADC12 E10 au.
- -> The Of has 12 bits rather than 10.
- -> Higher precision requirement on sampling timer.
- stoage capacitos. This takes a long time to change after the reference has been turned on.
 - sampling time can be controlled juby pulse mode,
- Analog PIPE are enabled with Posel rather than a seperate analog enable register.
 - Stored Enan entirely different wary.

ADCI2 mem -> 16 bot memoly's

ADCIZMCTLA PIP Thomas.

CONSEQ - selects single or multiple convenions.

-No data transpu ADC12 but results can be moved from ADC12mem. ruesters. - A single Porterrupt vector is shared by 18 flags. 16 -> corresponds la memoly 2 - OVER RUN.