


## Module III

### DATA PROCESSING CIRCUITS

#### Multiplexer:

Multiplex means many to one. A multiplexer is a circuit with many inputs but only one output. By applying control signals, we can steer any input to the output. Hence it is also called a data selector. and control inputs are termed select inputs.



Multiplexer block diagram

The circuit has  $m$  input signals,  $n$  control signals and 1 o/p signal. Note that  $n$  control signal can select at the most  $2^m$  inputs signals thus  $n \leq 2^m$

The circuit diagram of a 4 to 1 multiplexer is shown in fig (a) and its truth table in fig (b). Depending on control inputs A, B one of 4 inputs  $D_0$  to  $D_3$  are steered to o/p Y.


Logic equation is

$$Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB D_3$$

$$\begin{aligned}
 \text{if } A=0, B=0 \quad Y &= \bar{0}\bar{0}D_0 + \bar{0}0D_1 + 0\bar{0}D_2 + 00D_3 \\
 &= 1\cdot 1D_0 + 1\cdot 0D_1 + 0\cdot 1D_2 + 0\cdot 0D_3 \\
 &= D_0
 \end{aligned}$$

(1)

i.e. when  $AB=00$  the 1st AND gate to which  $D_0$  is connected remains active and equal to  $D_0$  and all other AND gate are inactive with o/p held at logic 0. Thus multiplexer o/p  $y$  is  $D_0$ . If  $D_0=0$   $y=0$  and if  $D_0=1$   $y=1$ .



A	B	Y
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

Fig (b)

Fig (a)

Commercial multiplexers it's come in integer power of 2,  
eg. 2 to 1, 4 to 1, 8 to 1, 16 to 1 mux.


Explain 2:1 mux with logic diagram & truth table.

In 2:1 mux, depending on a control i/p A one of 2 i/p's  $D_0$  or  $D_1$  is steered to o/p  $y$ .

Logic equation is


$$y = \bar{A}D_0 + AD_1$$

Logic diagram & truth table is shown below.




A	Y
0	$D_0$
1	$D_1$

Logic Symbol 2:1 mux



Logic Symbol 4:1 mux




Problem: Construct 4:1 multiplexer using 2:1 mux.

Logic eqn for 2:1 mux is

$$Y = \bar{A}D_0 + AD_1$$

Logic eqn for 4:1 mux is

$$\begin{aligned} Y &= \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB\bar{D}_3 \\ &= \bar{A}(\bar{B}D_0 + BD_1) + A(\bar{B}D_2 + BD_3) \end{aligned}$$




8 to 1 multiplexer:

In 8:1 mux, depending on control ips A, B, C, one of 8 ips (D0, D1, D2, D3, D4, D5, D6, D7) is steered to o/p Y.

Logic equation is


$$\begin{aligned} Y &= \bar{A}\bar{B}\bar{C}D_0 + \bar{A}\bar{B}CD_1 + \bar{A}B\bar{C}D_2 + \bar{A}BCD_3 + A\bar{B}\bar{C}D_4 + A\bar{B}CD_5 \\ &\quad AB\bar{C}D_6 + ABCD_7 \end{aligned}$$

Logic symbol




Pin diagram 74XX151

(SC for 8:1 mux)



## Logic Diagram




A	B	C	Y
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

Problem: Construct 8:1 mux using 4:1 mux & 2:1 mux


2:1 mux  $\Rightarrow$   $y = \bar{A}D_0 + AD_1$

4:1 mux  $\Rightarrow$   $y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB\bar{D}_3$


8:1 mux  $\Rightarrow$   $y = \bar{A}\bar{B}\bar{C}D_0 + \bar{A}\bar{B}CD_1 + \bar{A}B\bar{C}D_2 + \bar{A}BCD_3 + A\bar{B}\bar{C}D_4$   
 $\quad \quad \quad \bar{A}\bar{B}CD_5 + AB\bar{C}D_6 + ABCD_7$   
 $= \bar{A}(\bar{B}\bar{C}D_0 + \bar{B}CD_1 + B\bar{C}D_2 + BCD_3) +$   
 $\quad \quad \quad A(\bar{B}\bar{C}D_4 + \bar{B}CD_5 + B\bar{C}D_6 + BCD_7)$



Logic Symbol 2:1 mux




Logic Symbol 4:1 mux



Problem: Construct 4:1 multiplexer using 2:1 mux.

Logic eqn for 2:1 mux is  $Y = \bar{A}D_0 + AD_1$

Logic eqn for 4:1 mux is  $Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + AB\bar{D}_3$   
 $= \bar{A}(\bar{B}D_0 + BD_1) + A(\bar{B}D_2 + BD_3)$



8 to 1 multiplexer:


In 8:1 mux, depending on control ips A, B, C, one of

8 ips (D0, D1, D2, D3, D4, D5, D6, D7) is steered to o/p Y.

Logic equation is


$$Y = \bar{A}\bar{B}\bar{C}D_0 + \bar{A}\bar{B}CD_1 + \bar{A}B\bar{C}D_2 + \bar{A}BCD_3 + A\bar{B}\bar{C}D_4 + A\bar{B}CD_5 \\ AB\bar{C}D_6 + ABCD_7$$

Logic symbol



Pin diagram 74x151

(sic for 8:1 mux)



74X151





Figure (a) shows a 16 to 1 mux. The o/p bits are labeled D<sub>0</sub> to D<sub>15</sub>. ABCD are the control inputs. Only one of D<sub>0</sub> to D<sub>15</sub> is transmitted to the o/p.

Logic Equation for 16 : 1 mux is

$$Y = \overline{A}\overline{B}\overline{C}D_0 + \overline{A}\overline{B}CD_1 + \overline{A}\overline{B}C\overline{D}_2 + \overline{A}\overline{B}C\overline{D}_3 + \overline{A}\overline{B}\overline{C}\overline{D}_4 + \overline{A}\overline{B}\overline{C}D_5 + \overline{A}\overline{B}C\overline{D}_6 \\ \overline{A}BCDD_7 + A\overline{B}\overline{C}\overline{D}_8 + A\overline{B}\overline{C}D_9 + A\overline{B}\overline{C}\overline{D}_10 + A\overline{B}CD_11 + AB\overline{C}\overline{D}_12 \\ AB\overline{C}D_13 + ABC\overline{D}_14 + ABCDD_15$$

The 74150 is a 16-to-1 mux TTL and it achieves low IC. 24 pins and 9th pin is the STROBE which is active low.



pin diagram

A	B	C	D	Y
0	0	0	0	D <sub>0</sub>
0	0	0	1	D <sub>1</sub>
0	0	1	0	D <sub>2</sub>
0	0	1	1	D <sub>3</sub>
0	1	0	0	D <sub>4</sub>
0	1	0	1	D <sub>5</sub>
0	1	1	0	D <sub>6</sub>
0	1	1	1	D <sub>7</sub>
1	0	0	0	D <sub>8</sub>
1	0	0	1	D <sub>9</sub>
1	0	1	0	D <sub>10</sub>
1	0	1	1	D <sub>11</sub>
1	1	0	0	D <sub>12</sub>
1	1	0	1	D <sub>13</sub>
1	1	1	0	D <sub>14</sub>
1	1	1	1	D <sub>15</sub>

truth table

### Multiplexer Logic:

Third method of implementing truth table is using multiplexer which is called multiplexer solution.

### Bubbles on Signal Line:

Bubble on signal line indicate it is active low signal.

### Universal Logic Circuit

Mux sometimes called universal logic circuit because a 2<sup>n</sup>-to-1 mux can be used as a design soln for any n


variable truth table. Eg: 4 variable truth table can be realized by 16:1 mux.

Problems:

- 1) Implement the following Boolean function using 4:1 mux.

$$F(A, B, C) = \sum m(1, 3, 5, 6)$$

$m_i$	A	B	C	Y	8:1 mux data i/p
0	0	0	0	0	$D_0 = C$
1	0	0	1	1	
2	0	1	0	0	$D_1 = \bar{C}$
3	0	1	1	1	
4	1	0	0	0	$D_2 = C$
5	1	0	1	1	
6	1	1	0	1	$D_3 = \bar{C}$
7	1	1	1	0	



(A, B are control i/p)


- 2) Implement the following boolean function using 8:1 mux

$$Y = F(A, B, C, D) = \sum m(0, 1, 2, 4, 8, 9, 15)$$

A, B, C are control i/p


		$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	$\bar{D}$	1	0	0	1	0	0	0	1
1	D	1	1	0	0	1	0	1	1

or



if B C D are control i/p


		$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
$\bar{A}$	1	0	1	0	1	1	0	0	1
A	1	1	0	1	0	0	1	1	0



3)  $f(A, B, C, D) = \sum (0, 1, 3, 5, 7, 11, 12, 13, 14)$  using 8:1 mux

if A, B, C are control i/p's.


$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
1	0	0	0	0	0	1	1
0	0	0	0	0	1	1	1
1	1	1	1	0	1	1	0
1	1	1	1	0	1	1	0
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0



4)  $Y = \overline{A}B\overline{C}D + A\overline{B}\overline{C}\overline{D} + ABC\overline{D}$  using 8:1 mux  
 $= 0101 + 1010 + 1110$   
 $= \sum (5, 10, 14)$

if A, B, C are control i/p & D is the data i/p.


$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0



5)  $F(A, B, C, D) = \sum_m(0, 1, 2, 4, 6, 9, 12, 14)$  using 4:1 mux

A, B, C are the control i/p's  
D is the data input.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
1	1	1	1	0	0	1	1
1	1	0	0	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0



6. For given 4 Bit Binary to Gray Code converter and realize the same using 4 \* 8:1 mux.

A	B	C	D	$y_3$	$y_2$	$y_1$	$y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	1	0
0	1	1	0	1	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	0	1	0
1	0	1	0	1	1	0	1
1	0	1	1	1	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	0	1	1	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	0

Implementation for  $y_3$

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	0	1	0	1	0
0	0	0	1	0	1	0	1
0	0	1	0	0	1	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	1	0
0	1	1	0	1	0	0	1

$A, B, C \rightarrow$  Control i/p  
 $D \rightarrow$  Data i/p

Implementation for  $y_2$

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	1	1	1	1	0	0
0	0	1	1	1	1	0	0
0	1	1	1	1	1	0	0

$A, B, C \rightarrow$  control i/p  
 $D \rightarrow$  Data i/p

Implementation for  $y_1$





$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	1	1	0	0	1	1	0
0	1	1	0	0	1	1	0
0	1	1	0	0	1	0	0

$A, B, C \rightarrow$  control i/p  
 $D \rightarrow$  data i/p

Implementation for  $y_0$

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	1	0	1	0	1	0	1
1	0	1	0	1	0	1	0
0	0	0	0	0	0	0	0


$A, B, C$



7. Implement the Boolean function expressed by POS  $f(A, B, C, D) = \prod M(1, 2, 5, 6, 9, 12)$  using 8:1 Mux

The only change is instead of putting 1 in place of (1, 2, 5, 6, 9, 12) put 0. All the remaining steps are same.  
A, B, C-control i/p's & D is data i/p

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
1	0	1	0	1	1	0	1
0	1	0	1	0	1	1	1
$\bar{D}$	D	$\bar{D}$	D	$\bar{D}$	I	D	I



Note:

For a 4 variable expression simplification using 8:1 mux  
if we want A to be data i/p and B, C, D as the control i/p's  
then implementation <sup>table</sup> would be.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15

if we want B to be data i/p and A, C, D as the control i/p  
then implementation table would be.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	1	2	3	8	9	10	11
4	5	6	7	12	13	14	15

if we want C to be data i/p & A, B, D as the control i/p then  
implementation table would be.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	1	4	5	8	9	12	13
2	3	6	7	10	11	14	15


if we want D to be data i/p & A, B, C as the control i/p then  
implementation table would be.

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
C	2	4	6	8	10	12	14
1	3	5	7	9	11	13	15

Implement 8:1 mux using 2:1 mux only

$$Y = \bar{A}\bar{B}\bar{C}D_0 + \bar{A}\bar{B}CD_1 + \bar{A}\bar{B}\bar{C}D_2 + \bar{A}\bar{B}CD_3 + A\bar{B}\bar{C}D_4 + A\bar{B}CD_5 + AB\bar{C}D_6 + ABCD_7$$

$$\begin{aligned}
 &= \bar{A}\bar{B}(\underbrace{\bar{C}D_0 + CD_1}_{2:1}) + \bar{A}B(\underbrace{\bar{C}D_2 + CD_3}_{2:1}) + A\bar{B}(\underbrace{\bar{C}D_4 + CD_5}_{2:1}) + \\
 &\quad AB(\underbrace{\bar{C}D_6 + CD_7}_{2:1}) \\
 &= \bar{A}\bar{B}X_0 + \bar{A}BX_1 + A\bar{B}X_2 + ABX_3 \\
 &= \bar{A}(Bx_0 + Bx_1) + A(Bx_2 + Bx_3) \\
 &= \bar{A}Z_0 + AZ_1
 \end{aligned}$$



### Nibble Multiplexer:

Sometimes we want to select one of 2 <sup>i/p</sup> nibbles. In this case, we can use a nibble multiplexer. The <sup>i/p</sup> nibble on the left is  $A_3A_2A_1A_0$  and one on the right is  $B_3B_2B_1B_0$ . The control signal labeled SELECT determine


which if bubble is transmitted to the o/p.

When SELECT is low, the 4 NAND gates on the left are activated

$$Y_3 Y_2 Y_1 Y_0 = A_3 A_2 A_1 A_0$$

when SELECT is high, the 4 NAND gates on the right are activated

$$Y_3 Y_2 Y_1 Y_0 = B_3 B_2 B_1 B_0$$




### Problems:

1. Construct 16:1 mux using 4:1 and 2:1 mux
2. Construct 32:1 mux using 16:1 & 2:1 mux
3. Implement  $F(A, B, C, D) = \sum(0, 1, 3, 5, 7, 11, 12, 13, 14)$  using 2:1 mux.
4. Implement  $F(A, B, C, D) = \sum(0, 1, 5, 6, 8, 10, 12, 15)$  using 8:1 mux.
5. Implement  $F(A, B, C, D) = \pi(1, 2, 5, 6, 9, 12)$  using 8:1 mux
6. Implement 16:1 mux using 8:1 mux & 2:1 mux
7. Implement 32:1 mux using 8:1 mux & 4:1 mux
8. Write the truth table for Gray Code (binary to Gray code) and realize the same using 4 8:1 mux


(12)

## Demultiplexer:

Demultiplex means one to many. A demultiplexer is a logic circuit with one input & many outputs. The circuit has 1 input signal,  $n$  control/select signals and  $n$  output signals where  $n \leq 2^m$ .



De-mux block diagram




Logic circuit of 1-to-2 de-mux

Differences b/w Mux & Demux

Parameter	Mux	Demux
No. of data i/p's	$2^n$	1
No. of data o/p's	1	$2^n$
Relationship of i/p & o/p	Many to one	One to many
Applications	<ul style="list-style-type: none"> <li>→ Used as a data selector</li> <li>→ In time division multiplexing at transmitting end</li> </ul>	<ul style="list-style-type: none"> <li>→ Used as a data distributor</li> <li>→ In time division multiplexing at receiving end.</li> </ul>


### 1:4 Demultiplexer:



A	B	Din	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	1
1	1	0	0	0	0	0
1	1	1	1	0	0	0

### 1:8 Demultiplexer:

The single i/p data  $D_{in}$  has a path to all 8 o/p's, but the i/p information is decided to only one of the o/p line depending on select line.



E	A	B	C	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	$D_{in}$	0	0	0	0	0	0	0
1	0	0	1	0	$D_{in}$	0	0	0	0	0	0
1	0	1	0	0	0	$D_{in}$	0	0	0	0	0
1	0	1	1	0	0	0	$D_{in}$	0	0	0	0
1	1	0	0	0	0	0	$D_{in}$	0	0	0	0
1	1	0	1	0	0	0	0	$D_{in}$	0	0	0
1	1	1	0	0	0	0	0	0	$D_{in}$	0	0
1	1	1	1	0	0	0	0	0	0	$D_{in}$	0


$D_{in}$  may be high or low (0 or 1)

### 1:16 Demultiplexer:

It has one data input  $D_{in}$ , four select inputs A, B, C, D, 16 outputs and 1 enable i/p

The i/p  $D_{in}$  is routed to 1 of the 16 o/p's according to select i/p's.


(14)



1 to 16 demultiplexer

S	A	B	C	D	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$	$Y_8$	$Y_9$	$Y_{10}$	$Y_{11}$	$Y_{12}$	$Y_{13}$	$Y_{14}$	$Y_{15}$
0	0	0	0	0	Din	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	Din	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	Din	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	Din	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	Din	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	Din	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	Din	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	Din	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	Din	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	Din	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	Din	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	Din	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Din	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Din	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Din	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Din
X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Truth Table for 1 to 16 dimux.



Pinout Diagram.

Logic Diagram of 74154


Design 1:8 Demultiplexer using 2 1:4 demultiplexers.




$A=0$  upper Demux  
is activated  
 $A=1$  lower demux  
is activated

Design 1:16 multiplexer using 1:4 demultiplexers.

(16)



Construct 1 to 82 Demultiplexer using 2  $74 \times 154$  ICs.




Implement the following functions using demultiplexer

$$f_1(A, B, C) = \sum m(0, 3, 7)$$

$$f_2(A, B, C) = \sum m(1, 2, 5)$$

Implementation using 1:8 demux




### 1 to 16 Decoder:

Decoder is identical to a demultiplexer without any data input. The only inputs are the control bits.


In 1 to 16 decoder one of the 16 output lines is high. For instance when ABCD is 0001, only  $y_1$  output is high.

If we check the ABCD possibilities 0000 to 1111 we will find that the subscript of the high output always equals the decimal equivalent of ABCD. Hence 1 to 16 decoder is sometimes called a binary to decimal decoder. Beoz it has 4 i/p lines and 16 o/p lines, the circuit is also known as a 4 line to 16 line decoder.


The 74154 IC is called a decoder-demultiplexer becoz it can be used either as a decoder or a demux.



To use 14154 IC as a decoder, ground the DATA & STROBE inputs



Implement 1 to 32 decoder using 2 1 to 16 decoder.




(C chip expansion)

Show how using a 3 to 8 decoder and multi input OR gate following Boolean expressions can be realized simultaneously.

$$F_1(A, B, C) = \Sigma_m(0, 4, 6) \quad F_2(A, B, C) = \Sigma_m(0, 5) \quad F_3(A, B, C) = \Sigma_m(1, 2, 7)$$

3, 7)



## 3CD to Decimal Decoder:

BCD - Binary coded decimal

Convert decimal number 429 to BCD


4      2      9  
0100  0010  1101

Convert 01010111000 BCD to decimal number.

0101  0111  1000  
5       7       8

1 of 10 decoder is called BCD to decimal Decoder in which one of output lines is high. For example when ABCD is 0011  $Y_3$  output is high. If we check the ABCD possibilities (0000 to 1001) we find that the subscript of high output is always equals the decimal equivalent of the input BCD digit. 7445 is the IC for BCD to decimal decoder.

No.	Input				Output										Truth Table for 7445
	A	B	C	D	$Y_0$	$Y_1$	$Y_2$	$Y_3$	$Y_4$	$Y_5$	$Y_6$	$Y_7$	$Y_8$	$Y_9$	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H
	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H




1 of 10 decoder

### Encoders:

An encoder converts an active input signal into a coded output signal.

There are ' $n$ ' input lines, only one of which is active. Internal logic within the encoder converts this active input to a coded binary output with  $m$  bits. General idea is shown in the fig.



Encoder block diagram

$Y_0$	1	16	$V_{cc}$
$Y_1$	2	15	$D$
$Y_2$	3	14	$C$
$Y_3$	4	13	$B$
$Y_4$	4	12	$A$
$Y_5$	5	11	$Y_9$
$Y_6$	6	10	$Y_8$
$Y_7$	7	9	$Y_7$
GND	8		

Pinout diagram of 7445


Decimal to BCD Encoder: It is a common type of encoder.

In the decimal to BCD encoder the switches are push button switches like those of pocket calculator. When button 3 is pressed, the C and D OR gates have high inputs.

therefore o/p is  $ABCD = 0011$

If button 5 is pressed the o/p becomes  $ABCD = 0101$

when switch 9 is pressed  $ABCD = 1001$



74147 is the IC for decimal to BCD encoder. Pin 16 is for the supply voltage & pin 8 is grounded, pin 15 is not used / no connection. Bubble indicates active low signal (1/p or d/p) and we get o/p in complemented form.

X <sub>4</sub>	1	16	Vcc
X <sub>5</sub>	2	15	NC
X <sub>6</sub>	3	14	A
X <sub>7</sub>	4	13	X <sub>3</sub>
X <sub>8</sub>	5	12	X <sub>2</sub>
B	6	11	X <sub>1</sub>
C	7	10	X <sub>0</sub>
GND	8	9	D

pin out diagram.


11	0X <sub>1</sub>	16	Vcc
12	0X <sub>2</sub>	8	GND
13	0X <sub>3</sub>	14	A <sub>0</sub>
1	0X <sub>4</sub>	4	B <sub>0</sub>
2	0X <sub>5</sub>	1	C <sub>0</sub>
3	0X <sub>6</sub>	4	D <sub>0</sub>
4	0X <sub>7</sub>	7	14
5	0X <sub>8</sub>	7	6
10	0X <sub>9</sub>	7	7

logic diagram

	$X_1$	$X_2$	$X_3$	$X_4$	$X_5$	$X_6$	$X_7$	$X_8$	$X_9$	A	B	C	D
Truth Table for 74147	H	H	H	H	H	H	H	H	H	H	H	H	H
	X	X	X	X	X	X	X	X	L	L	H	H	L
	X	X	X	X	X	X	X	L	H	L	H	H	H
	X	X	X	X	X	X	L	H	H	H	L	L	L
	X	X	X	X	X	X	L	H	H	H	L	L	H
	X	X	X	X	X	X	L	H	H	H	L	H	L
	X	X	X	X	X	X	L	H	H	H	L	H	H
	X	X	X	X	X	X	L	H	H	H	H	L	H
	X	X	X	X	X	X	L	H	H	H	H	L	H
	L	H	H	H	H	H	H	H	H	H	H	H	L

74147 is called a priority encoder bcoz it gives priority to the highest order i/p.

Draw the interfacing diagram of ten key keyboard interface to a digital system using decimal to BCD encoder



Design a 3 bit priority encoder.

S	$X_1$	$X_2$	$X_3$	A	B
0	X	X	X	0	0
1	1	X	X	0	1
1	0	1	X	1	0
1	0	0	1	1	1
1	0	0	0	0	0


A	$\bar{S}X_1$	$\bar{S}X_2$	$SX_1$	$SX_2$	B	$\bar{S}X_1$	$\bar{S}X_2$	$SX_1$	$SX_2$
$\bar{X}_3\bar{X}_2\bar{X}_1$	0	0	0	0	$\bar{X}_3\bar{X}_2$	0	0	1	0
$\bar{X}_2X_3$	0	0	0	1	$\bar{X}_2X_3$	0	0	1	1
$X_2X_3$	0	0	0	1	$X_2X_3$	0	0	1	0
$X_2\bar{X}_3$	0	0	0	1	$X_2\bar{X}_3$	0	0	1	0

$$A = \bar{S}X_1X_2 + SX_1X_2 \quad B = SX_1 + \bar{S}X_2X_3$$

### Exclusive OR gate:

The XOR gate has a high output only when an odd number of inputs is high.


$$\begin{aligned} Y &= A \oplus B \\ &= \bar{A}B + A\bar{B} \end{aligned}$$



Truth table for 2 input XOR gate


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

XOR circuit using basic gates




Logic Symbol.

Pin diagram:



Fail input XOR gate:





XOR gate: - the truth table for 4 input XOR gate

Any Number of Inputs:

Using 2 input XOR gates we can produce XOR gates with any number of inputs.

3 input XOR gate



### Parity Generators and Checkers:

Even parity means an n-bit input has an even number of 1s.

Eg: 110011 has even parity bcoz it contains 4 ls.


Odd parity means an n-bit input has an odd number of 1s.

Eg: 110001 has odd parity bcoz it contains 3 ls.

### Parity Checker:

XOR gates are ideal for checking the parity of a binary number bcoz they produce an op1 when the ip has an odd number of 1s. Therefore for even parity op will be 0 and odd parity op will be 1.

Fig. Shows 16 input XOR gate. A 16 bit number drives the ip. Output is 1 for odd parity or 0 for even.



XOR  
gate with  
16 I/p.s.

## Parity Generator.

A binary number may represent a instruction to addition / subtraction etc operation to computer or binary number may represent a number, letter etc. Sometimes we add a bit / binary number to produce a even binary number with even/odd parity.

Fig shows the 8 bit binary number  $X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0$

If number is 0100 0001  
number has even parity, which means XOR gate produces o/p 0  
bcz of NOT gate  $X_8 = 1$

Final o/p will be 1010 0001  
(number has odd parity now)

If number is 0110 0001


odd parity number, XOR produces o/p 1, NOT gate o/p will be 0  
final o/p will be 00110 0001 (odd parity). Above circuit  
is an odd parity generator bcoz always produced a bit of  
with odd parity.

### Applications:


- check for error at transmitting and receiving end of communication path.
- they can check only 1 bit error using parity generator.

74180: TTL IC for parity generator (8 bit), 74180 can be used to detect even/ odd parity. It can be set up to generate even or odd parity.

$X_0 \dots X_7$  - input data bits, even/odd l/p control the operations of the chips. (21)





For example, suppose even i/p is high & odd i/p is low. When the i/p data has even parity, the  $\Sigma$  even o/p is high &  $\Sigma$  odd o/p is low. When the i/p data has odd parity, the  $\Sigma$  even o/p is low and the  $\Sigma$  odd o/p is high.




X <sub>7</sub> toX <sub>6</sub>	Even	Odd	Even	Odd
Even	H	L	H	L
Odd	H	L	L	H
Even	L	H	L	H
Odd	L	H	H	L
X	H	H	L	L
X	L	L	H	H

If we change the control i/p's (even, odd) we can change the operation. Assume that the even i/p is low and the odd i/p is high. When the i/p data has even parity, the  $\Sigma$  even o/p is low and  $\Sigma$  odd o/p is high. When the i/p data has odd parity, the  $\Sigma$  odd o/p is low and  $\Sigma$  even o/p is high. Using a 74180 to generate odd parity.



## Magnitude Comparator:


Magnitude Comparator compares magnitude of two  $n$ -bit binary numbers, say  $X$  and  $Y$  and activates one of these 3 outputs  $X=Y$ ,  $X>Y$  and  $X<Y$ .



## 1 bit Magnitude Comparator:

Truth Table:

Inputs		Outputs		
$x$	$y$	$G = x > y$	$E = x = y$	$L = x < y$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0



Solving Truth Table using Kmap

$\bar{y}$	$y$
$\bar{x}$	0 0
$x$	1 0

$$G_1 = x\bar{y}$$

$\bar{y}$	$y$
$\bar{x}$	1 0
$x$	0 1

$$\begin{aligned} E &= \overline{xy + \bar{x}\bar{y}} \\ &= (\bar{x}\bar{y} + \bar{x}y) \\ &= (\bar{G}_1 + L) \end{aligned}$$

$\bar{y}$	$y$
$\bar{x}$	0 1
$x$	0 0

$$L = \bar{x}y$$

## 2-bit Comparator:

Truth Table

X	y	G	E	L		
$x_1$	$x_0$	$y_1$	$y_0$	$x > y$	$x = y$	$x < y$
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	0	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

K map Simplification:

	$\bar{y}_1 \bar{y}_0$	$\bar{y}_1 y_0$	$y_1 \bar{y}_0$	$y_1 y_0$
	0	0	0	0
$\bar{x}_1 x_0$	0	0	0	2
$\bar{x}_1 x_0$	1	0	0	6
$x_1 x_0$	1	1	0	14
$x_1 \bar{x}_0$	1	0	0	10


$$G_1 = x_0 \bar{y}_1 y_0 + x_1 x_0 \bar{y}_0 + x_1 \bar{y}_1$$

	$\bar{y}_1 \bar{y}_0$	$\bar{y}_1 y_0$	$y_1 \bar{y}_0$	$y_1 y_0$
$\bar{x}_1 x_0$	1	0	0	0
$\bar{x}_1 x_0$	0	1	0	0
$x_1 x_0$	0	0	1	0
$x_1 \bar{x}_0$	0	0	0	1

$$\begin{aligned}
 E &= \bar{x}_1 \bar{x}_0 \bar{y}_1 \bar{y}_0 + \bar{x}_1 x_0 \bar{y}_1 y_0 + x_1 x_0 y_1 y_0 + x_1 \bar{x}_0 y_1 \bar{y}_0 \\
 &= \bar{x}_1 \bar{y}_1 (\bar{x}_0 \bar{y}_0 + x_0 y_0) + x_1 y_1 (x_0 y_0 + \bar{x}_0 \bar{y}_0) \\
 &= (x_0 \oplus y_0) (x_1 \oplus y_1)
 \end{aligned}$$

	$\bar{y}_1 \bar{y}_0$	$\bar{y}_1 y_0$	$y_1 \bar{y}_0$	$y_1 y_0$
$\bar{x}_1 \bar{x}_0$	0	1	1	1
$\bar{x}_1 x_0$	0	0	1	1
$x_1 x_0$	0	0	0	0
$x_1 \bar{x}_0$	0	0	1	0

$$L = \bar{x}_1 \bar{x}_0 y_0 + \bar{x}_1 y_1 y_0 + x_1 y_1$$



Using truth table and getting logic equation through any simplification technique becomes very complex when magnitude or number of bit increased. So using 1 bit comparator logic equation we will find logic equations for 2 bit and n bit magnitude comparator.

$$\text{bit-wise greater than terms (G)}: G_1 = X_1 \bar{Y}_1, \quad G_0 = X_0 \bar{Y}_0$$

$$\text{bit-wise less than terms (L)}: L_1 = \bar{X}_1 Y_1, \quad L_0 = \bar{X}_0 Y_0$$

$$\text{bit-wise equality terms (E)}: E_1 = (G_1 + L_1), \quad E_0 = (\bar{G}_0 + \bar{L}_0)$$

From above equations 2 bit compare outputs are

$$E = E_1 E_0 \quad G = G_1 + E_1 G_0 \quad L = L_1 + E_0 L_0$$

becoz  $X=Y$  when both the bits are equal.

$X > Y$  if MSB of  $X$  is higher than MSB of  $Y$

if MSB is equal  $E_1=1$ , then LSB of  $X \& Y$  is checked.

Similarly  $X < Y$  case.

$$\text{For any } n \text{ bit numbers } X = X_{n-1} X_{n-2} \dots X_0$$


$$Y = Y_{n-1} Y_{n-2} \dots Y_0$$

$$E(X=Y) = E_{n-1} \cdot E_{n-2} \dots E_0$$

$$G(X > Y) = G_{n-1} + E_{n-1} G_{n-2} + \dots + E_{n-1} E_{n-2} \dots E_1 G_0$$


$$L(X < Y) = L_{n-1} + E_{n-1} L_{n-2} + \dots + E_{n-1} E_{n-2} \dots E_1 L_0$$

Block diagram of IC 7485 : 4 bit magnitude comparator.



These additional inputs ( $X=Y$ )<sub>in</sub>, ( $X>Y$ )<sub>in</sub>, ( $X<Y$ )<sub>in</sub> are used to connect more than one IC to compare numbers more than 4 bits. When IC 7485 is not used for cascade then  $(X=Y)$ <sub>in</sub> = 1,  $(X>Y)$ <sub>in</sub> = 0 and  $(X<Y)$  = 0.

8-bit comparator using 2 4-bit comparators.



### Programmable Array Logic

PAL is a programmable array of logic gates on a single chip. Using PAL we can design solutions to a SOP/POS/multiplexer logic.


Programming a PAL:

PAL has programmable AND array and a fixed OR array.

Consider a PAL with 4 inputs and 4 outputs.

X's on input side are fusible links.

Y's on output side are fixed connections. Solid bullets on the output side are programmable. Hence we can burn in the desired fundamental products, which are then ORed by the fixed output connections.



### Structure of PAL

Commercially Available PALs.

10H8 : 10 input and 8 output AND-OR

16H2 : 16 input and 2 output AND-OR

14L4 : 14 input and 4 output AND-OR-INVERTER


Implement following boolean functions using PAL:

$$Y_0 = ABCD$$

$$Y_1 = \overline{ABC} + \overline{AB}C + A\overline{B}C + ABC\overline{C}$$

$$Y_2 = \overline{ABC}\overline{D} + \overline{ABC}D + ABCD$$


$$Y_3 = \overline{AB}\overline{CD} + \overline{AB}C\overline{D} + \overline{ABC}D + ABC\overline{D}$$



## Programmable Logic Arrays:

A programmable logic array is another solution for SOP/PAS/multiplexer logic. PLA consists of programmable AND array followed by programmable OR array. i.e both AND and OR array are fusible linked.

Structure of PLA:





→ A PLA having 3 inputs (A, B, C) and 3 outputs (X, Y, Z)

→ 8 AND gates are required to decode 8 possible i/p states

→ There are 3 OR gates that can be used to generate logic functions at the o/p.

Comparison between PLA and PAL:

PLA	PAL
Both AND and OR arrays are programmable	OR array is fixed and AND array is programmable
Costliest and complex than PAL	Cheaper and simpler.




Implement following functions using PLA

$$F_1 = \sum m(3, 5, 7) \quad F_2 = \sum m(4, 5, 7)$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	0 <sub>0</sub>	0 <sub>1</sub>	1 <sub>3</sub>	0 <sub>2</sub>
A	0 <sub>4</sub>	1 <sub>5</sub>	1 <sub>6</sub>	0 <sub>6</sub>

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	0 <sub>0</sub>	0 <sub>1</sub>	0 <sub>3</sub>	0 <sub>2</sub>
A	1 <sub>4</sub>	1 <sub>5</sub>	1 <sub>7</sub>	0 <sub>6</sub>

$$F_1 = AC + BC$$





$$F_2 = A\bar{B} + AC$$

Note: PLAs, PALs, ROMs are called programmable logic device (PLDs)

Many PLDs are programmable only at the factory  
PLDs that can be programmed by the user is called field programmable.

Implement 7 segments decoder using PLA.



Use a PLA to generate each of the 10 decimal digits represented in binary form and to correctly derive a 7 segment display.

PLA must have 4 inputs and 4 bits (ABCD) are required to represent the 10 decimal numbers. There must be 7 outputs (abcdefg), 1 output to derive each of the 7 segments of the indicator.

Digit	A	B	C	D	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1

### K Map Simplification:

For a:

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	1	1
$\bar{A}B$	0	1	1	0
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>15</sub>
$A\bar{B}$	1	1	X	X

$$a = A + C + BD + \bar{B}\bar{D}$$

For d:

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	1	1
$\bar{A}B$	0	1	0	1
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
$A\bar{B}$	1	1	X	X

$$d = A + C\bar{D} + \bar{B}C + \bar{B}\bar{D} + B\bar{C}D$$

For b:

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	1	1
$\bar{A}B$	1	1	0	0
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>14</sub>	X <sub>15</sub>
$A\bar{B}$	1	1	X	X

$$b = \bar{B} + \bar{C}\bar{D} + CD$$

For e:

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	0	1
$\bar{A}B$	0	1	0	1
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
$A\bar{B}$	1	0	X	X

$$e = \bar{C}\bar{D} + \bar{B}\bar{D}$$

For c

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	1	0
$\bar{A}B$	1	1	1	1
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
$A\bar{B}$	1	1	X	X

$$c = \bar{C} + D + B$$

For f:


	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	1	0	0	0
$\bar{A}B$	1	1	0	1
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
$A\bar{B}$	1	1	X	X

$$f = A + \bar{C}\bar{D} + \bar{C}B + B\bar{D}$$


For f

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}B$	0	0	1	1
$A\bar{B}$	1	0	0	0
$AB$	X <sub>12</sub>	X <sub>13</sub>	X <sub>15</sub>	X <sub>14</sub>
$A\bar{B}$	1 <sub>8</sub>	1 <sub>9</sub>	X <sub>11</sub>	X <sub>10</sub>

$$f = A + B\bar{C} + \bar{B}C + CD$$



We can implement directly without simplification.



## HDL Implementation Of Data Processing Circuits:

2:1 MUX using Dataflow model

```
module mux2to1 (A, D0, D1, Y);
    input A, D0, D1;
    output Y;
    assign Y = (~A&D0)|(A&D1);
    // assign Y = A? D1: D0;
endmodule
```

2:1 MUX using Behavioural model

```
module mux2to1 (A, D0, D1, Y); //using else if
    input A, D0, D1;
    output Y;
    reg Y;
    always @ (A or D0 or D1)
        if (A==1) Y=D1;
        else Y=D0;
```

```
else Y = D0;  
endmodule
```

//using switch statement

```
module mux2to1 (A, D0, D1, Y);  
    input A, D0, D1;  
    output Y;  
    reg Y;  
    always @ (A & D0 & D1)  
        case (A)  
            0: Y = D0;  
            1: Y = D1;  
        endcase  
    endmodule
```

Design a 4to1 MUX

- i) using assign
- ii) using case

ii) module mux4to1 (A, B, D0, D1, D2, D3, Y);  
 input A, B, D0, D1, D2, D3;  
 output Y;  
 assign Y = A ? (B ? D3 : D2) : (B ? D1 : D0);  
endmodule

ii) module mux4to1 (A, B, D0, D1, D2, D3, Y);  
 input A, B, D0, D1, D2, D3;  
 output Y;  
 reg Y;  
 always @ (A & B & D0 & D1 & D2 & D3)  
 case (A, B)  
 0: Y = D0;  
 1: Y = D1;

1 :  $y = D1j$   
2 :  $y = D2j$   
3 :  $y = D3j$

endcase  
endmodule

Write Verilog code for a combinational logic circuit that compares 2 4 bit number A & B and generate 3bit output y :


```
module comparator4b (A,B,y)
input [3:0] A, B;
output [2:0] y;
reg [2:0] y;
always @ (A or B)
  if (A < B) y = 3'b001
  else if (A > B) y = 3'b010
  else y = 3'b100
endmodule
```

## Arithmetic Building Blocks:

The half adder, full adder, and the controlled inverter are used as arithmetic building blocks.

### Half-Adder:

The circuit used to add two bits with the possibility of a carry is called a half adder.



Circuit diagram

A	B	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Truth Table

The output of the AND gate is called the <sup>carry</sup> sum and the output of the exclusive OR gate is called sum.

### Full-Adder:

A logic circuit that can add 3 bits at a time is called full adder. The third bit is the carry from a lower column.


A	B	C	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

c	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
$\bar{C}$	0	0	1	0
c	0	1	0	1

$$\text{Carry} = AB + BC + AC$$

	$\bar{A}\bar{B}$	$\bar{A}B$	$AB$	$A\bar{B}$
$\bar{C}$	0	1	0	1
c	1	0	1	0

$$\text{Sum} = A \oplus B \oplus C$$



$$\text{CARRY} = AB + BC + AC$$


$$\text{SUM} = A \oplus B \oplus C$$

A general representation of full adder which adds  $i^{th}$  bit  $A_i$  and  $B_i$  of two numbers  $A$  and  $B$  takes carry from  $(i-1)^{th}$  bit could be

$$C_i^o = A_i^o B_i^o + B_i^o C_{i-1}^o + A_i^o C_{i-1}^o \quad \text{or} \quad S_i^o = A_i^o \oplus B_i^o \oplus C_{i-1}^o$$

$$C_i^o = A_i^o B_i^o + (A_i^o + B_i^o) C_{i-1}^o$$

Controlled Inverter :



Above figure shows a controlled inverter. When INVERT is low, it transmits the 8 bit input to the output, when INVERT is high it transmits the 1's complement.

For example, if the input number is  $A_7 \dots A_0 = 01101110$

a low INVERT produces  $Y_7 \dots Y_0 = 01101110$


a high INVERT results in  $Y_7 \dots Y_0 = 10010001$

The controlled inverter is important because it is a step in the right direction.

## Arithmetic Logic Unit:

Arithmetic Logic Unit (ALU) is multifunctional device that can perform both arithmetic and logic function.

ALU is an integral part of central processing unit or CPU of a computer. It does wide range of functions from normal addition, subtraction to increment, decrement operations. As logic unit it performs AND, OR, NOR, EX-OR and many other complex logic functions.




\$S_3\$	\$S_2\$	\$S_1\$	\$S_0\$	Logic Function	M=1	M=0	Arithmetic Function Cin=1 (for Cin=0, add 1 to F)
0	0	0	0	$F = A'$			$F = A$
0	0	0	1	$F = (A+B)'$			$F = A+B$
0	0	1	0	$F = A'B$			$F = A+B'$
0	0	1	1	$F = 0$			$F = \text{minus 1}$
0	1	0	0	$F = (AB)'$			$F = A \text{ plus } (AB')$
0	1	0	1	$F = B'$			$F = (A+B) \text{ plus } (AB')$
0	1	1	0	$F = A \oplus B$			$F = A \text{ minus } B \text{ minus 1}$
0	1	1	1	$F = AB'$			$F = AB' \text{ minus 1}$
1	0	0	0	$F = A' + B$			$F = A \text{ plus } (AB)$
1	0	0	1	$F = (A \oplus B)'$			$F = A \text{ plus } B$
1	0	1	0	$F = B$			$F = (A+B') \text{ plus } (AB)$
1	0	1	1	$F = AB$			$F = AB \text{ minus 1}$
1	1	0	0	$F = 1$			$F = A \text{ plus } A$
1	1	0	1	$F = A+B'$			$F = (A+B) \text{ plus } A$
1	1	1	0	$F = A+B$			$F = (A+B') \text{ plus } A$
1	1	1	1	$F = A$			$F = A \text{ minus 1}$

## Flip-Flops:

A flip-flop is a bistable electronic circuit that has 2 stable states i.e. its output is either logic 0 or 1. Flip-flop is memory device bcoz its output will remain as it is until something is done to change it. The flip-flop is also called a latch bcoz it will hold/latch in either stable state.



Flip-flops are used in construction of registers and counters. In sequential circuit flip-flops serve as key memory elements.

Flip-flop using inverter: when 2 inverters are connected in series, we can get a flip-flop.



If remove the feedback line and set  $V_1 = +5V$ ,  $V_3$  will be  $+5V$  representing logic 1. If  $V_1$  is set to 0V then  $V_3$  will also be 0V representing logic 0. We can use feedback line to find  $V_1$  value.

Replace Inverter with NOR Gate:




The flip-flop has 2 output states  $Q$  and  $\bar{Q}$  (i.e. complement of  $Q$ ). 2 inputs are R and S so this flip-flop is called RS flip-flop.

If one of the inputs of NOR gate is 1(H) then output will be 0(L).

- i) If  $R=0$  and  $S=0$ , at input of a NOR gate has no effect on its output, the flip flop remains in its present state ( $Q$  is unchanged).
- ii) If  $R=0$  and  $S=1$ , output of NOR B will be low, hence input of NOR A is low and output of NOR A is high (1). When  $R=0$ ,  $S=1$ , it will SET the flip-flop ( $Q=1$ ).
- iii) If  $R=1$  and  $S=0$ , output of NOR A is low, both the inputs to NOR B is low, then output ( $\bar{Q}$ ) will be high (1). which RESET the flip-flop ( $Q=0$ ).
- iv) If  $R=1$  and  $S=1$ , which forces the outputs of both NOR gates to low i.e.  $Q=\bar{Q}=0$ , so it is forbidden state.

1. RS flip-flop:




Logic symbol

R	S	Q
0	0	Last state
0	1	1
1	0	0
1	1	?

Truth Table

Action  
No change  
SET  
RESET  
Forbidden


On introducing clock, adding 2 AND gates at the inputs R & S as shown below:



When EN is low, the AND gates output will be low, therefore R & S value will effect the flip-flop output  $\varphi$ , the flip-flop is said to be disable.

When EN is high, information at the R and S inputs will be transmitted directly to the outputs. The flip-flop is said to be enabled.

### Clocked RS-flip-flop (RS-flip-flop)




EN	S	R	$Q_{n+1}$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	?
0	X	X	$Q_n$

### Clocked D Flip-flop:


Disadvantage of RS flip-flop:

- 2 input signals to drive a flip-flop
- forbidden condition.


So D flip-flop needs only a single input.



A D flip-flop.



IEEE Symbol



Logic Symbol

When EN is low, both AND gates are disabled,  $Q$  remains unchanged (D value will not affect the output  $Q$ ). When EN is high, both AND gates are enabled,  $Q$  is forced to equal the value of D

Truth Table for D :


EN	D	$Q_{n+1}$
0	X	$Q_n$ (last state)
1	0	0
1	1	1

There are many ways to design a D flip-flop.

### Edge - Triggered D flip-flops:

Edge triggering : A circuit responds only when the clock is in transition between its two voltage states.


Fig below shows a positive pulse (PT) forming circuit at the input of a D flip-flop. The narrow positive pulse enables the AND gates for an instant. The effect is to activate the AND gates thru AND during the PT of C, which is equivalent to sampling the value of D for an instant.




C	D	$Q_{n+1}$
0	X	$Q_n$ (last state)
↑	0	0
↑	1	1

Positive edge triggered D flipflop.

When clock is low D is a don't-care and Q is latched in its last state. On the leading edge of the clock (PT) the data bit is loaded into the flip-flop and Q takes value of D.




Positive edge triggered D



Negative edge triggered D

## Edge Triggered JK flip-flop:

In RS flip-flop if both R&S are 1 it leads to illegal/forbidden state. So in JK flip-flop which accounts for this illegal input is more versatile circuit. For implementing counters we can use JK flip-flops.



JK flip-flop.

C	J	K	$Q_{n+1}$	Action
↑	0	0	$Q_n$ (last state)	No change
↑	0	1	0	RESET
↑	1	0	1	SET
↑	1	1	$Q_n$ (Toggle)	Toggle

Truth Table

## Positive Edge Triggered JK flip-flop.

Fig above shows the positive edge triggered JK flip-flop with 2 additions.

- i)  $Q$  output is connected back to the input of the lower AND gate
- ii)  $\bar{Q}$  output is connected back to the output of the upper AND gate

[Cross coupling from outputs to inputs changes RS to JK flip-flop]

1. When  $J \neq K = 0$ , both AND gates are disabled, clock pulse have no effect,  $Q$  retains its last value

2. When  $J \neq 0 \neq K = 1$ , upper gate is disabled, so there is no way to set the flip-flop, the only possibility is reset [the lower gate passes a Reset pulse as soon as clock pulse arrives]

This forces  $Q = 0$

3. When  $J=1 \neq K=0$ , lower gate is disabled, so its impossible to reset the flip-flop. But we SET the flip-flop.

When  $Q=0$ ,  $\bar{Q}=1$ , upper gate passes a SET pulse on the

next PT (positive pulse),  $Q$  becomes 1.

4. When  $J$  and  $K$  are both 1, it's possible to set/reset the flip-flop. If  $Q$  is high(1) the lower gate passes a RESET pulse on next PT, when  $Q$  is low(0) the upper gate passes a SET pulse on the next PT. Therefore  $J=1 \& K=1$  mean the flip-flop will toggle on the next PT.

Propagation delay prevents the JK-flip-flop from having  
re toggling more than once during a PT)