

Module 2:

Addressing modes and instruction set

Addressing modes:

- It refers to the way in which the operand of an instruction is specified. [MSP430 has four basic modes for source but only 2 for destination in instruction with 2 operand.]
- i) Double operand (format I)
 - ii) Single operand (format II)
 - iii) Jump \rightarrow adds offset to pc
 - iv) RETI \rightarrow format II without operand.

1) Register Addressing mode:

In this addressing mode both source and destination will be registers in ~~source~~ CPU.

eg: mov.w ^{src, dest} R5, R6

Copy the words from R5 to R6 registers. It is the fastest mode and this instruction takes only one cycle (R0 to R15).

Any of the 16 registers can be used for either source or destination. Can be with some exceptions mentioned below.

- i) The pc is incremented by 2 while the instruction is being fetched before it is used as a source.
- ii) The Constant generator CG2 reads zero as a source.
- iii) Both the pc and sp address only words. So they must be even (lsb = 0). Therefore if pc and sp are used as destination lsb^{of src} is discarded.
- iv) The Status Register R2 can be used either as source or destination.

For byte instruction:

- * The operands are taken from the lower byte, the upper byte is not affected
- * The result is written to the lower byte of the registers and upper byte is cleared.

Note:

The upper byte of the registers can't be used as a source if needed the `shrb` instruction must be used.

2) Indexed mode:

In this addressing mode the address is formed by adding ^{constant} base address to the contents of CPU registers ^(index). The value in the registers is not changed.

This addressing mode can be used for both source, destination or both.

Eg: `mov.b 3(R5), R6`; Load the byte from memory location $3 + (R5)$ into $R6$
Base address Index

Bytes have no address restriction whereas words must lie on even addresses only. CPU always calculates the index address in bytes.

3) Symbolic mode (PC - relative):

In this addressing mode the program counter PC is used as the base address and the constant is the offset to the data from PC . It is used by writing a symbol for memory location without any prefix.

Eg: `mov.w label, R6`; load/copy the word `label` into $R6$

The assembler replaces this instruction by the indexed form `mov.w X(PC), R6`; where X is a constant offset from the PC .

ii) $\text{mov.w } l_1, l_2$

\Downarrow

$\text{mov.w } X(PC), X(PC)$

$X = l_1 - PC$

$Y = l_2 - PC$

where X is a offset where needs to be added to PC to get the label
This mode can be used both for source and destination.

The PC is automatically incremented to point to the next instruction

The PC relative addressing is required to produce position independent code.

Symbolic addressing is useful in application such as boot loaders and not appropriate for addresses that are fixed in memory map such as peripheral registers.

ii) Absolute addressing mode:

The constant in this form of indexed addressing is the absolute address of the data which is the complete address to be added to a register that contains zero. This mode can be used for both source and destination.

Absolute addressing^{mode} is known identified by 'f' symbol as prefix.
It should be used for special function and peripheral registers whose addresses are fixed in memory map.

PC is automatically incremented to point to the next instruction.

$\text{mov.b } \&P1\text{ IN}, R6;$ load/copy the byte $\&P1\text{ IN}$ into $R6$.

The assembler replaces this instruction by indexed form

$\text{mov.b } P1\text{ IN}(\overset{\text{offset}}{\underset{\downarrow}{SR}}), R6;$

where $\&P1\text{ IN}$ is absolute address of registers

iii) SP-Relative (Indexed)

The SP can be used as register in indexed mode. WKT the stack grows down in memory and SP points to the most recently added word (top of the stack)

Eg: $\text{mov.w } 2(\text{SP}), \text{R}_6$; Copy the most recent but one word from stack into R_6 (pop)
 \downarrow
 $2 + \text{SP} \rightarrow \text{R}_6$

This mode is only available for Source.

3) Indirect register mode:

This mode is available only for the Source and is identified by the symbol '@' as a prefix.

Eg: $@\text{R}_6 \rightarrow$ The contents of R_6 is used as address of the operand i.e. R_6 acts as a pointer.

Eg: $\text{mov.w } @\text{R}_5, \text{R}_6$; Copy the word from the memory location / address pointed by R_5 into R_6

To implement indirect addressing for the destination we use the indexed form.

$\text{mov.w } \text{R}_5, 0(\text{R}_6)$; Copy the word from R_5 into the memory location pointed by R_6 ($0 + \text{R}_6 = \text{R}_6$)
 \downarrow
 $0 + \text{R}_6$
 \downarrow
address

A word of Zero must be stored in the program memory and fetched from it.

4) Indirect autoincrement register mode

This mode is available only for the Source and is identified by symbol '@' as a prefix and a '+' sign after the name of register.

Eg: $@\text{R}_5 +$

`mov.w @R5+, R6`; Copy the word ^{memory location} pointed by R_5 into R_6 and autoincrement R_5 by 2.

The value in R_5 is used as pointer and automatically increments by 1 if a byte is fetched or automatically increments by 2 if a word is fetched.

This mode can't be used for destination instead the main instruction must use indexed mode with offset of zero followed by an increment instruction of one or 2 bytes as shown

`mov.w R6, 0(R5)`
`incd.w R5`

In all addressing modes the operations on the first address are fully completed before the second address is evaluated.

Eg: `mov.w @R5+, 0x0100(R5)`

Let R_5 be $0006H$, the contents of memory location $0006H$ is fetched and R_5 is auto incremented by 2 i.e. $R_5 = 0008H$, this value of R_5 is used in the destination address calculation i.e. $4 + 8 = C$.

The number fetched from source goes into this memory location.

5) Immediate addressing mode

This addressing mode is valid only for the source operand. The source operand is a constant. When fetching the source, the program counter points to the word following the instruction and moves the contents to the destination.

Eg: `mov.w #0x1234, R5`; Copy the immediate word from into register R_5 .

The assembly equivalent instruction is

mov.w @pc, R5;

The pc is automatically incremented as soon as instruction is fetched.

Instruction set:

MSP430 has 27 native/core instructions, and 24 emulated ^{no penalties} instructions. ^{use basic operations}

The instruction set is orthogonal, i.e. all addressing modes can be used with all instructions and registers with a few exceptions.

- w indicates word operation
- b indicates byte operation
- default is word operation.

The instruction set of MSP430 can be classified into 4 categories namely

- 1> Data transfer instructions
- 2> Arithmetic and logical instructions
- 3> Shift and rotate instructions
- 4> Flow of Control instructions / Jump instructions

1> Data transfer instructions

There are 2 classifications

- a> Movement instruction
- b> Stack operation.

a> Movement instructions:

The mov instruction can address all of memory as either source or destination including both registers in the CPU and the whole memory map.

The general format of mov instruction is

mov.w src, dst; Copy the word from source to the destination.
(.b)

None of the flags in the status registers are affected by the mov instruction.

b) Stack operations: push and pop

The 2 Stack related instructions are push.w src; and pop.w dst;

push.w src; push data onto stack → decrement SP and take the data
pop.w dst; pop data from stack. * -- SP
[emulated] ↓ Take data and increment SP * SP ++

The pop operation is emulated using post increment addressing but push requires a special instruction because pre-decrement addressing is not available.

2) Arithmetic and logical instructions

a) i) Arithmetic instructions with 2 operands:

The arithmetic flags namely carry, zero, -ve and overflow are affected by these instructions.

The carry is treated as 'not borrow'

The arithmetic op instructions with 2 operations are listed below.

add.w src, dst;	src + dst → dst
add with carry addc.w src, dst;	src + dst + C → dst
emulated add carry addc.w dst;	dst + C → dst
sub.w src, dst;	dst - src → dst
Subtract with carry subc.w src, dst;	dst - (src + nc) → dst
emulated Subtract carry subc.w dst;	dst - nc → dst
cmp.w src, dst;	dst - src

The Compare instruction is same as subtraction except that only the bits in the status registers are affected. the result is not written back to the destination.

i) Arithmetic instructions with one operand :

$\text{clr.w } \text{dst} ; \text{dst} = 0$
 $\text{inc.w } \text{dst} ; \text{dst} = \text{dst} + 1 \rightarrow \text{add.w } \#1, \text{dst}$
 $\text{pud.w } \text{dst} ; \text{dst} = \text{dst} + 2 \rightarrow \text{add.w } \#2, \text{dst}$
 $\text{dec.w } \text{dst} ; \text{dst} = \text{dst} - 1 \rightarrow \text{sub.w } \#1, \text{dst}$
 $\text{dec.d.w } \text{dst} ; \text{dst} = \text{dst} - 2$
 $\text{test.w } \text{dst} ; \text{dst} - 0.$
 (Compare with 0)

All these instructions are uniliteral which indicates the operand is always a destination.

The test or Compare instruction compares destination with zero and affects only the flags.

ii) Decimal arithmetic :

These instructions are used only when the operands are binary coded decimal (BCD). Therefore each nibble range is 0 to 9.

$\text{dadd.w } \text{src}, \text{dst} ; \text{src} + \text{dst} + \text{C} \rightarrow \text{dst}$
 (Emulated) $\text{dadc.w } \text{dst} ; \text{dst} + \text{C} \rightarrow \text{dst}$
 decimal add with carry decimal add carry

b) i) Logical operands instructions with 2 operands

(bitwise and) $\text{and.w } \text{src}, \text{dst} ; \text{dst} = \text{src} \& \text{dst}.$
 (bitwise XOR) $\text{xor.w } \text{src}, \text{dst} ; \text{dst} = \text{src} \wedge \text{dst}$
 (bitwise test) $\text{bit.w } \text{src}, \text{dst} ; \text{dst} \& \text{src}$
 (affects only flag)
 (bit set) $\text{bis.w } \text{src}, \text{dst} ; \text{dst} = \text{src} | \text{dst}$
 (bit clear) $\text{bic.w } \text{src}, \text{dst} ; \text{dst} = \text{dst} \& \sim \text{src}$

Let $R_5 = 5A9CH$ and $R_6 = 1124H$. write the results of all the operations. 8421

i) $5A9CH \& 1124H$

$$\begin{array}{r}
 0101 \ 1010 \ 1001 \ 1101 \\
 0001 \ 0001 \ 0010 \ 1010 \\
 \hline
 0001 \ 0000 \ 0000 \ 1000 \rightarrow 1008H
 \end{array}$$

Xor \rightarrow

0101	1010	1001	1100
0001	0001	0010	1010
<hr/>			
0100	1011	1011	0110
<hr/>			
4BB6H			

bis.w \rightarrow Src, dst

0101	1010	1001	1100
0001	0001	0010	1010
<hr/>			
0101	1011	1011	1110
<hr/>			
5BBEH			

bic.w \rightarrow ~~mask~~ NSrc & dst

1010	0101	0110	0010
0001	0001	0010	1010
<hr/>			
0000	0001	0010	0010
<hr/>			
0122H			

bit.w \rightarrow dst & src

bit \rightarrow $\begin{cases} Z=0 \\ C=1 \end{cases}$ Zero flag is reset i.e Zero Since result is not Zero.



And and the bitwise test are identical except that the bit is only a test and doesn't change its destination. only flags are affected. The Z bit or flag is set unusual and the carry flag $C = \neg Z$.

The bit set (bis) and the bit clear (bic) instructions are used with masks to set and clear bits. The bis and bic do not affect status bits. bit operations are called read-modify-write operations because CPU can't operate on bits individually, it must read register into ALU perform the operation and write the result back.

ii) Logical instruction with one operand

inver bit inv.w dst; dst = ~ dst [emulated]

This instruction is emulated using XOR and inheritance property $C = \sim Z$



XOR.w src, dst

XOR.w #ffff, dst

eg: dst $R_5 = 5A5A = \text{dst}$
 $\sim R_5 = A5A5$

5A5A = 0101 1010 0101 1010
 1111 1111 1111 1111

1010 0101 1010 0101

$\sim 5A5A = A5A5H$

Byte manipulation


These instruction doesn't have suffix (.w & .b) since size of the operand is fixed.

Swap bytes 1) swpb src; Swap upper and lower bytes of src.
 Sign extend 2) sxt src; Extend sign of lower byte.

The sxt is used to convert signed byte to signed word. It copies the value of bit 7 (sign of lower byte) into bits 8 to 15 and makes carry. The truncation from a word to a byte can be done using mov.b instruction.

Eg: $R_5 = SRC = AB95H$

$R_5 = SRC = 95H$



operations on bits in Status register

There is a set of emulated instructions to set or clear the lowest four bits in the status register.

emulated	clrc	→	clear carry bit	$C=0 \rightarrow \text{bic} \#1, R_2$
	clrn	→	clear negative bit	$N=0 \rightarrow \text{bic} \#2, R_2$
	clrz	→	clear zero bit	$Z=0 \rightarrow \text{bic} \#4, R_2$
	setc	→	set carry bit	$C=1 \rightarrow \text{bic} \#1, R_2$
	setn	→	set negative bit	$N=1 \rightarrow \text{bic} \#2, R_2$
	setz	→	set zero bit	$Z=1 \rightarrow \text{bic} \#4, R_2$
	clnt	→	disable gie	$GIE=0 \rightarrow \text{bic} \#8, R_2$
	clnt	→	enable gie	$GIE=1 \rightarrow \text{bic} \#8, R_2$

3) Shift and rotate instructions

There are 3 types of shifts namely



- i) Logical shift → Inserts zeros both right and left shift
- ii) Arithmetic shift → Inserts zeros for left shifts
- iii) Rotation shift but the msb (signed bit) is replicated for right shift.





Doesn't lose any bits only their position changes.

The pictorial representation of the shifts is as shown

Left shift



Right shift



Msp430 has arithmetic shifts and rotations, all of which use the Carry bit.

The right shifts are native instructions but the left shifts are emulated instructions.

The 4 shift and rotate instructions are

[emulated] rla dst ; arithmetic left shift

rra src ; arithmetic right shift

[emulated] rlc dst ; rotate left through carry

rrc src ; rotate right through carry

Logical left shift is similar to the arithmetic left shift. A logical right shift can be emulated by first clearing carry bit and then rotating right using 'rrc' instruction

4> Flow of Control:

The Subroutine interrupts and branch instructions alter the flow of control of an instruction.

The instructions related to branches, subroutines and interrupts are listed below.

[emulated] bx src ; branch ^{go} to the specified label (movw #label

Call src ; Call Subroutine

[emulated] ret ; return from Subroutine

[emulated] nop ; no operation (single cycle instruction)

reti ; return from interrupt

Both branch (bx) and Call instructions can use the range of addressing modes for the source.

Call instruction is used for Subroutine that begins at a particular label.

Both The label is translated by the assembler to address of the first instruction in Subroutine, which is value to be loaded into the program Counter to call the Subroutine. i.e. `CALL #label`
The branch instruction `BR label` is simulated, this instruction `branch label` is converted into `mov.w #label, pc` translated

Jump instructions

There are 2 kinds of jump

- 1> Unconditional jump
- 2> Conditional jump

Unconditional jump

`JMP label;` unconditional jump

The range of jump is $\pm 1KB$ from the current location.
(It is a single word including offset)

Branch can go anywhere in the address space or memory space and can use any addressing mode but is slower and requires an extra word of program storage.

`$` indicates the current value of `pc`.

`jump $` indicates an infinite loop.

Conditional jumps or decision making instructions

These instructions test a condition if the condition is satisfied, the jump to the specified label is performed.

The various Conditional jumps in MSP430 are

used in Testing flags

j _c	label;	jump if carry set	C=1
j _{nc}	label;	jump if carry not set	C=0
j _z	label;	jump if zero	Z=1
j _{nz}	label;	jump if non-zero	Z=0
j _n	label;	jump if negative	N=1

Conditional jumps after instruction that use C, Z, N flags
 Conditional jumps to be used after Compare instructions

Similar to

(j _z)	j _{eq}	label;	jump if equal	dst == src	} To compare
(j _{nz})	j _{ne}	label;	jump if not equal	dst != src	
(j _c)	j _{hs}	label;	jump if higher or same	dst ≥ src	
(j _{nc})	j _{lo}	label;	jump if lower	dst < src	

Conditional jumps to test the overflow bit (V) for Signed values

j _{ge}	label;	jump if greater or equal	dst ≥ src
j _{lt}	label;	jump if less than	dst < src