ASSIGNMNET-6

LALIT MEENA - 2019CS50439 ISHAN ANCHIT - 2019CS50434

In this assignment we designed a stopwatch and implement it on BASYS 3 board, using 7-segment display already implemented module in A3 and push buttons.

Submission folder (2019CS50439_2019CS50434) contains -


project6.xdc - constraint file

a6.vhd -vhdl code file


stopwatch.bit - bitstream file

A6_report.pdf- report file


EDA PLAYGROUND Code and simulation-



New project6 on Vivado-



VHDL code on Vivado -



The code is also provided in the submission file

DESCRIPTION

Here we assumed normal indexing of segments of seven segment display(B-2,etc)

What we have done is take a counter that increments every clock rising edge and after 10^7 –1 increments it increases the value of first LED (one-tenth of a second) then after 10 such increments the second LED is increased by one (one second), then after ten such seconds the third LED is increased by one (tens digit seconds) then after 6 such increases the fourth LED is increased by one (the minute one).

All the LEDs are reseted back to zero when they reach their limit (as per given in the assignment requirement). All of them are also reseted when reset button is pushed.

timing for refreshing the 4-digit seven-segment display on Basys 3 FPGA is same as A3, used same 4 digits sement display module-

Design decision

There is three button for implementation.


There are three states – START(on also reset), CONTINUE(on button1), PAUSE (on button2).

Start is from uniform 0000 digits.

When button1 pressed ,then stopwatch get start or continue on display.


When button2 pressed ,then pause the stopwatch

STATE DIAGRAM




Constraint file

Anodes and cathodes matching-



Simulation on vivado


For simulation tried to use fasterb clock 10ps type and reduced counter maximum values.



But also not able to simulate large time on stopwatch as Vivado crashes unfortunately.


After doing above steps or till simulation work, then for implementing design on basys board, we first synthesized design, ran the implementation , then generated Bitstream and finally opened the hardware manager to program device.

Resources utilization-




Testing on Basys3 board-


Start state-



Tenth of sec and ones position of sec-



10th position of sec-




Minutes position-



Use of pause button






Use of reset button-




Device view-



SCHEMETIC VIEW-

Here is the circuit



Thank you!