### **ASSIGNMNET-7**

### LALIT MEENA - 2019CS50439 ISHAN ANCHIT - 2019CS50434

In this assignment we have learned to receive serial information without a shared clock.

Submission folder (2019CS50439\_2019CS50434) contains -


const7.xdc - constraint file

code\_7.vhd -vhdl code file


main.bit - bitstream file

A7\_report.pdf- report file

#### New project7 on Vivado-



#### VHDL code on Vivado -



The code is also provided in the submission file

#### **DESCRIPTION**

Here we assumed normal indexing of segments of seven segment display(B-2,etc)


#### **Design decision**

Designed asynchronous serial receiver with baud rate = 9600, 8 data bits, no parity bits and 1 stop bit.

Made a provision for resetting the FSM to idle state by a push button(display "00"),


Receiver component have serial input and parallel byte output, which we are storing to display on seven segment display.

For others Simply followed states idea learned from lectures(below image)-



Here in state diagram ,we can find how these total 5 states related (IDLE,START\_BIT,DATA\_BITS,STOP\_BIT,CLEANUP)-

#### **STATE DIAGRAM**




#### **Constraint file**

Matched receiver serial input port only in addition to previous A3 ports of displaying 7 segment display

#### Simulation on vivado

For simulation tried to use fasterb clock 10ps type and reduced counter maximum values.




More about simulation is shown in Assignment 8 with receiver and transmitter both side and their connection there .


But also not able to simulate well as Vivado crashes unfortunately.

After doing above steps or till simulation work, then for implementing design on basys board, we first synthesized design, ran the implementation , then generated Bitstream and finally opened the hardware manager to program device.

#### Resources utilization-




# Testing on Basys3 board and gtk-initial state-




## When A,ASCII Char pressed on keyboard, then display showing hexadecimal representation-






## When a,ASCII Char pressed on keyboard, then display showing hexadecimal representation-






Here we tested with the help of gtk by echoing the receiver serial input .

On reset button, screen of fpga will be seen as with change to State idle-




#### **Device view-**



#### **SCHEMETIC VIEW-**

#### Here is the circuit



Thank you!