ASSIGNMNET-8

LALIT MEENA - 2019CS50439 ISHAN ANCHIT - 2019CS50434

In this assignment we have learned to send serial information without a shared clock. Also designed asynchronous serial transmitter to create a loop with the receiver developed in the previous assignment

Submission folder (2019CS50439_2019CS50434) contains -


Const8.xdc - constraint file

code_8.vhd -vhdl code file


main.bit - bitstream file

A8_report.pdf- report file

New project8 on Vivado-



VHDL code on Vivado -



The code is also provided in the submission file

DESCRIPTION

Here we assumed normal indexing of segments of seven segment display(B-2,etc)

Design decision


Designed asynchronous serial receiver/transmitter with baud rate = 9600, 8 data bits, no parity bits and 1 stop bit.

Made a provision for resetting the FSM to idle state by a push button(display "00"),

Receiver-


Receiver component have serial input and parallel byte output, which we are storing to display on seven segment display.

For others Simply followed states idea learned from lectures(below image)-




Here in state diagram ,we can find how these total 5 states related (IDLE,START_BIT,DATA_BITS,STOP_BIT,CLEANUP)-

STATE DIAGRAM-Receiver




Transmitter-

Transmitter component also have similar 5 states with tstate type and related as-(IDLE,START_BIT,DATA_BITS,STOP_BIT,CLEANUP).




STATE DIAGRAM/ASM CHART-Transmitter




Constraint file


Matched receiver serial input port and transmitter serial output port in addition to previous A3 ports of displaying 7 segment display



Simulation on vivado

For simulation tried to use one clock of 16* baud rate for single "A" character Here wave generated can be found similar to theoretical conceptual diagram told above.






Similarly simulation of transmitter component also have wave similar to theoretical told image above in description.


After doing above steps or till simulation work, then for implementing design on basys board, we first synthesized design, ran the implementation , then generated Bitstream and finally opened the hardware manager to program device.

Resources utilization-




Testing on Basys3 board and gtk-

initial state-




When A,ASCII Char pressed on keyboard, then display showing hexadecimal representation-







When b,ASCII Char pressed on keyboard, then display showing hexadecimal representation-






When 7,ASCII Char pressed on keyboard, then display showing hexadecimal representation-






Here we tested with the help of gtk by echoing the receiver serial input .

On reset button, screen of fpga will be seen as with change to State idle-




Device view-



SCHEMETIC VIEW-

Here is the circuit



Thank you!