# Report of Lab 2.7

### Lalit Meena, 2019 CS 50439

For this Lab 2 we are building microarchitecture for subset of arm instructions.

This lab involves putting together some stage 1 modules, to form a simple processor which can execute the following subset of ARM instructions with limited variants/features. {add, sub, cmp, mov, ldr, str, beq, bne, b} .Then in stage 3 ,we extend single cycle datapath(stage 2) to flexible and efficient clock period multicycle path.

In stage4, we have tested our design exhaustively and reported waves/test-cases for most DP instructions. Then in stage 5, we are adding one more features to our implementation which supports shift operations on register and immediate operand variations. In stage 6, we are supporting more DT instructions features. It include byte and half word transfers (signed and unsigned), auto increment/decrement with option of pre/post indexing.

Now in stage 7 we are including all variations of multiply instructions with mul\_acc module

# **Zip folder name – L2.7\_2019CS50439**

# Submission folder, L2.7 2019CS50439 contains-

- 1. alu.vhd alu module design file
- 2. data mem.vhd data memory 128x32 module design file
- **3. rfile.vhd** design file for module register file 16x32
- 4. others.vhd-contains additional modules require for stage-2(Instruction Decoder, Condition Checker)
- **5. flags.vhd-** design file for module flags **(one line change)**
- multicycle.vhd-SIMPLE multi CYCLE PROCESSOR
- 7. **shifter.**vhd- Shifter which support 4 shift types-LSL,LSR,ASR,ROR
- 8. PM.vhd-combination circuit path between the processor and memory
- 9. **Mul\_acc.vhd-** module to perform multiply -accumulator computation
- **10.package.vhd** -package to declare some types.-etc (states added)run.do

# testbench files-

**testbench\_multicycle.vhd** - testbench file for module simple multicycle processor

testbench\_mulac.vhd - testbench file for mul\_acc module-test\_mulacc.jpg mul\_acc TESTCASES EPWAVE PICS-mtestcase-1,2,3,4,5,6....

mul\_acc TESTCASES files- mtestcasen.s, n is 1,2,.....

**Report of Lab 2.7**-lab 2 stage 7 description and test cases(also screenshots)

More details are in next pages of each module-

# **Mul\_acc.vhd** – multiply-accumulator module

### explanation-

It is combination circuit that performs multiply -accumulator computation. My implementation is based on this another approach discussed in class.-

# Another way signal op1, op2: std\_logic\_vector (31 downto 0); signal result: std\_logic\_vector (63 downto 0); signal p\_s: signed (65 downto 0); signal x1, x2: std\_logic; x1 <= op1(31) when instr = smull else '0'; x2 <= op2(31) when instr = smull else '0'; p\_s <= signed (x1 & op1) \* signed (x2 & op2); result <= std\_logic\_vector(p\_s (63 downto 0)); -- uses 4 DSP48E1!

This is purely combinational circuit, related as r = a\*b (+c)

```
entity mulacc is
port(
   a: in word;
   b: in word;
   c: in std_logic_vector (63 downto 0); --word
   mopc:in std_logic_vector (2 downto 0);
   r: out std_logic_vector (63 downto 0));
```

### 6 types of multiply and accumulate operation possible,-

```
a) mul- "000" multiply with 32-bit output 32x32 => 32

mla- "001" multiply-accumulate with 32-bit output 32x32+32 => 32

b) umull- "100" unsigned multiply with 64-bit output 32x32 => 64

umlal- "101" unsigned multiply-accumuate with 64-bit output 32x32+64 => 64

smull- "110" signed multiply with 64-bit output 32x32 => 64

smlal- "111" signed multiply-accumuate with 64-bit output 32x32+64 => 64
```

# simulated with help of testbench\_mulac.vhd-

Here we divided testing into two parts for short and long instructions so,each part can also be run seperately. For comparison among these 6 types of variations (varying mope signal) we have kept a,b,c input to same complex value, covering possible variation.

Result = a\*b (+c)


a-#0X00049000

b-#0X80000002

c-#2

We have introduced mopc signal to track currently which of 6 types of variations is running. It is 3 bit signal corresponding to mopc\_type: (MUL,MLA,UMULL,UMLAL,SMULL,SMLAL);

test\_MULACC-here all six types of variations are tested.



### Merging stage 7 in main multicycle processor

MULACC module merge require appropriate adjustment, signals to match its port values to main programme signals.

Number of states used inside main clocked process is states-

(fetch,read\_AB,arithm,MSTR,MLDR,w2RF,READC,RSHIFT,WB2RF,MULAC,MW2RF).Also used state signal in testbench to show at which state running currently.


At this stage our design have only 11 states ,here we HAVE added two new states –

MULAC-to perform multiply and accumulation computation and then settings flags.storing result in 64 bit MLA register.

MW2RF-for simplicity to write agin Register file ,this is used to write RDHIGH register when instruction is of long -64 bit type.here need to indrodue new state to access RF again .


For flags, we take advantage of wise implementation to result input-MLA(MSB 32) or MLA(Isb)

# Format of mul\_acc Instructions in ARM according to IR(23)-long instruction or not-




### Here long='1'-

smull, umull:  $Rd \leftarrow Rm * Rs$ 



smlal, umlal:

 $Rd \leftarrow Rm * Rs + Rd$ 



ASM CHART. fetch Predicate neod AB AIB MULAC MLA, PLAKS READC RSHIFT D ari thm RES IFLAGS MLOR MSTR WB2 RF < Lbid WZRF whomded by

# **Testcases**

# simulated with help of testbench\_multicycle.vhd-

state change like flags and registers at end of program or step can be checked by signal like A,B,C,D,FLAGS, IR,PC,RES,state,minstype ,MWetc. Here main things to look - mopc signal and MLA 64 bit result which then further checked by moiv instruction(B signal).

Correctness can be justified by values of registers read after instructions, etcAlso added extra mov instructions to read and show value of B,RES OR 2<sup>nd</sup> operand.

We can observe number of cycles etc, also used state signal to show which state currently And also which type of mopc variation.

Below are MUL exhaustive related testcases-which covers all variants multiply and accumulate instruction possible in MUL.

We can identify MUL\_ACC related parameters in middle-end -mopc(type),MLA(64 bit result) ,etc.


Take help of **run time limit** on simulator for taking required PC increments. For clock related testbench signals generation and this limit can sometime generate error like pipe broken(resolve by changing). On checking again runtime limit can be set to epwave top listed value.


TESTCASES SEPARATE EPWAVE PICS and assembly files CAN also BE FOUND IN SUBMITTED FOLDER.


Check with previous testcase-2, found that previous implementation is working same for previous testcases.





Also working same for previous pmconnect stage pmtestcase1



































### For each module, work and analysis I have put files in edaplayground like below-

Used for simulation- Aldec riviera pro 2020.04

simulation settings For eg mtestcase1-



For more testcases and live running ,edaplayground can be played in demo for this stage and public link of it can be shared.