Report of Lab 2.6

Lalit Meena, 2019 CS 50439

For this Lab 2 we are building microarchitecture for subset of arm instructions.

This lab involves putting together some stage 1 modules, to form a simple processor which can execute the following subset of ARM instructions with limited variants/features. {add, sub, cmp, mov, ldr, str, beq, bne, b} .Then in stage 3 ,we extend single cycle datapath(stage 2) to flexible and efficient clock period multicycle path.

In stage4, we have tested our design exhaustively and reported waves/test-cases for most DP instructions. Then in stage 5, we are adding one more features to our implementation which supports shift operations on register and immediate operand variations.

Now in stage 6, we are supporting more DT instructions features. It include byte and half word transfers (signed and unsigned), auto increment/decrement with option of pre/post indexing.

Zip folder name – L2.6 2019CS50439

Submission folder, L2.6 2019CS50439 contains-

- 1. alu.vhd alu module design file
- 2. data_mem.vhd data memory 128x32 module design file
- rfile.vhd design file for module register file 16x32
- others.vhd-contains additional modules require for stage-2(Instruction Decoder, Condition Checker)
- 5. flags.vhd- design file for module flags
- 6. multicycle.vhd-SIMPLE multi CYCLE PROCESSOR
- 7. **shifter.**vhd- Shifter which support 4 shift types-LSL,LSR,ASR,ROR
- 8. PM.vhd-combination circuit path between the processor and memory
- **9.** package.vhd -package to declare some types-words,bytes,etc run.do

testbench files-

testbench_multicycle.vhd - testbench file for module simple multicycle processor

testbench_PMconnect.vhd - testbench file for P-M path module

P-M path module testing PICS- test pmconnect str & test pmconnect ldr

P-M path TESTCASES EPWAVE PICS-pmtestcase-1,2,3,4,5,6....

P-M path TESTCASES files- pmtestcasen.s, n is 1,2,.....


Report of Lab 2.6-lab 2 stage 6 description and test cases(also screenshots)

More details are in next pages of each module-


P-M path

explanation-

It is combination circuit between the processor and memory which does the required transformation of words into half-words / bytes and vice versa.



This is purely combinational circuit.



entity and ports info-


```
entity PMconnect is
port(
   minstr: in minstr_type ;
   rout: in word;
   mout: in word;
   cstate:in ctrl_state; --use ?
   adr:in std_logic_vector (1 downto 0);
   minn: out word;
   rin : out word;
   mw : out std_logic_vector (3 downto 0));
end entity;
```

simulated with help of testbench_PMconnect.vhd-


Here we divided testing into two parts for LDR and str instructions so,run each by uncommenting their portion half. For comparison among these 8 types of variations (varying minstr signal) we have kept mout and rout to same complex value-X"80049003". For selecting different bytes, word using adr signal.

We have introduced minstype signal to track currently which of 8 types of variations is running. It is 3 bit signal corresponding to minstr_type: (STR,STRH,STRB,LDR,LDRH,LDRSH,LDRSB,DTHR);

test_pmconnect_str -here all three types of str instruction and their variations are tested.



test_pmconnect_ldr -here all types of ldr instruction and their variations are tested



Merging stage 6 in main multicycle processor

PMconnect merge require appropriate adjustment to match its port values to main programme signals.

Number of states used inside main clocked process is states-

(fetch,read_AB,arithm,MSTR,MLDR,w2RF,READC,RSHIFT,WB2RF).Also used state signal in testbench to show at which state running currently.


At this stage our design have only 9 states, here we only added ONE new states -

WB2RF-write back(same RES of ALU arithmetic) to base resister in DT case when Wback = '1' or Post-indexing.

here need to indrodue new state to access RF again .

tried hardly less possible state diagram, given next page-

Format of Half word and Signed Data Transfer Instructions in ARM



P, U, W and L bits have same meaning as in (a).A) can be also register variant. Interpretation of S and H bits is as follows.

S H
0 0 swap (swp) -- not to be implemented
0 1 unsigned half word load or store (ldrh or strh)
1 0 signed byte transfer load (ldrsb)
1 1 signed half word load (ldrsh)

Summary of addressing modes-


 $\label{eq:STR-stand} $$\operatorname{LDR}\operatorname{STR}{<\operatorname{cond}}\{B\} \ \operatorname{Rd}, \operatorname{addressing}^1$$$ $\operatorname{LDR}{<\operatorname{cond}}\B|H|SH \ \operatorname{Rd}, \ \operatorname{addressing}^2$$$ $\operatorname{STR}{<\operatorname{cond}}\B|H, \ \operatorname{Addressing}^2$$$

Addressing ¹ mode and index method	Addressing ¹ syntax
Preindex with immediate offset	[Rn, #+/-offset 12]
Preindex with register offset [Rn, +/-Rm]	
Preindex with scaled register offset [Rn, +/-Rm, shift #sh	
Preindex writeback with immediate offset	[Rn, #+/-offset 12]!
Preindex writeback with register offset	[Rn, +/-Rm]!
Preindex writeback with scaled register offset	[Rn, +/-Rm, shift #shift_imm]!
Immediate postindexed	[Rn], #+/-offset_12
Register postindex	[Rn], +/-Rm
Scaled register postindex	[Rn], +/-Rm, shift #shift_imm

Practical idea used in implementing them in multicycle processor.

	Instruction	r0 =	r1 + =
Preindex with writeback	LDR r0,[r1,#0x4]!	mem32[r1+0x4]	0x4
	LDR r0,[r1,r2]! LDR r0,[r1,r2,LSR#0x4]!	mem32[r1+r2] mem32[r1+(r2 LSR 0x4)]	r2 (r2 LSR 0x4)
Preindex	LDR r0,[r1,#0x4]	mem32[r1+0x4]	not updated
	LDR r0,[r1,r2] LDR r0,[r1,-r2,LSR #0x4]	mem32[r1+r2] mem32[r1-(r2 LSR 0x4)]	not updated not updated
Postindex	LDR r0,[r1],#0x4	mem32[r1]	0x4
	LDR r0,[r1],r2	mem32[r1]	r2
	LDR r0,[r1],r2,LSR #0x4	mem32[r1]	(r2 LSR 0x4)

ASM CHART



Testcases

simulated with help of testbench_multicycle.vhd-

state change like flags and registers at end of program or step can be checked by signal like A,B,C,D,FLAGS, IR,PC,RES,state,minstype,MWetc.

Correctness can be justified by values of registers read after instructions, etcAlso added extra mov instructions to read and show value of B,D OR 2nd operand.

We can observe number of cycles etc, also used state signal to show which state currently And also which type of DT variation.


Below are DT exhaustive related testcases-which covers all variants of indexing and transfer size instruction possible in DT.

We can identify PMconnect related parameters in middle-end -MEMad(address to memeory), MEMin, MEMout, rin, minstype, etc.


Take help of **run time limit** on simulator for taking required PC increments. For clock related testbench signals generation and this limit can sometime generate error like pipe broken (resolve by changing).

TESTCASES SEPARATE EPWAVE PICS and assembly files CAN also BE FOUND IN SUBMITTED FOLDER.

Check with previous testcase-2, found that previous implementation is working same for previous testcases.





Also working same for shifter stage Stestcase1-






Pmtestcase1-






PMtestcase2-

```
CodeView
pmtestcase2.o
                        .text
  00001000:E3A00A49
                        mov r0, #0X00049000
  00001004:E3A01000
                        mov r1,#0
  00001008:E5A10001
                        str r0,[r1, #1]!
  0000100C:E0D120D1
                        ldrsb r2,[r1],#1
  00001010:E1A04002
                        mov r4, r2
  00001014:E1A05001
                        mov r5, r1
                        .end
```





PMtestcasE3.s

```
CodeView
pmtestcase3.o
                        .text
                        mov r0, #0X00049000
  00001000:E3A00A49
                        mov r1,#0
  00001004:E3A01000
  00001008:E5810001
                        str r0,[r1, #1]
  0000100C:E1D120F1
                        ldrsh r2, [r1,#1]
                        mov r4, r2
  00001010:E1A04002
  00001014:E1A05001
                        mov r5, r1
                         .end
```





PMtestcasE4.s





PMtestcasE5.s






For each module, work and analysis I have put files in edaplayground like below-

Used for simulation- Aldec riviera pro 2020.04

Used for synthesis- Mentor Precision 2021.1

simulation settings For eg testcase-2-



For more testcases and live running ,edaplayground can be played in demo for this stage and public link of it can be shared.