

# Report of Lab 2.4

**Lalit Meena,2019CS50439**

For this Lab 2 we are building microarchitecture for subset of arm instructions.

This stage involves putting together stage 1 modules, to form a simple processor which can execute the following subset of ARM instructions with limited variants/features. {add, sub, cmp, mov, ldr, str, beq, bne, b}. Then in stage 3, we extend single cycle datapath to flexible and efficient clock period multicycle path.

Here, we tested our design exhaustively and reported waves/test-cases for most DP instructions.

In previous modules, made almost no changes in them but only made combinational process sensitivity list more riskfree, like added Rm ..

Here in comparison previous stage, there is only changes happened in testcase related files, like data\_mem.vhd.

**Zip folder name – L2.4\_2019CS50439**

Submission folder, **L2.4 2019CS50439** contains-

1. **alu.vhd** – alu module design file
2. **data\_mem.vhd** - data memory 128x32 module design file
3. **rfile.vhd** - design file for module register file 16x32
4. **others.vhd**-contains additional modules require for stage-2(Instruction Decoder, Condition Checker)
5. **flags.vhd**- design file for module flags
6. **multicycle.vhd**- SIMPLE multi CYCLE PROCESSOR

**package.vhd** -package to declare some types-words,bytes,etc **run.do**

**testbench files-**

**testbench\_multicycle.vhd** - testbench file for module simple multicycle processor


**TESTCASES EPWAVE PICS-testcase-1,2,3,4,5,6....**

**TESTCASES files- testcasen.s, n is 1,2,.....**

**Report of Lab 2.4-lab 2 stage 4 description and test cases(also screenshots )**


**More details are in next pages of each module-**

## MULTICYCLE DATAPATH WITH CONTROL SIGNALS



For each state in combinational process we generate glue logic and multiplex signal, write enables etc.

USED Registers A, B, IR, DR and RES as local signals, and modify value directly according to states so not need of write enable on them.



# ALU operations for DP instructions

Instr	ins [24-21]	Operation
and	0 0 0 0	Op1 AND Op2
eor	0 0 0 1	Op1 EOR Op2
sub	0 0 1 0	Op1 + NOT Op2 + 1
rsb	0 0 1 1	NOT Op1 + Op2 + 1
add	0 1 0 0	Op1 + Op2
adc	0 1 0 1	Op1 + Op2 + C
sbc	0 1 1 0	Op1 + NOT Op2 + C
rsc	0 1 1 1	NOT Op1 + Op2 + C
tst	1 0 0 0	Op1 AND Op2
teq	1 0 0 1	Op1 EOR Op2
cmp	1 0 1 0	Op1 + NOT Op2 + 1
cmn	1 0 1 1	Op1 + Op2
orr	1 1 0 0	Op1 OR Op2
mov	1 1 0 1	Op2
bic	1 1 1 0	Op1 AND NOT Op2
mvn	1 1 1 1	NOT Op2

## Testing and testcases

### simulated with help of testbench multicycle.vhd-

state change like flags and registers at end of program or step can be checked by signal like A,B,FLAGS, IR,PC,RES,state etc.

Correctness can be justified by values of registers read after instructions,etcAlso added extra mov instructions to read and show value of B,2<sup>nd</sup> operand.

We can observe number of cycles etc,also used state signal in testbench to show at which state running currently.

Take help of **run time limit** on simulator for taking required PC increments.

**TESTCASES SEPARATE EPWAVE PICS and assembly files CAN also BE FOUND IN SUBMITTED FOLDER.**

### Example-1

General Purpose   Floating Point

Hexadecimal

Unsigned Decimal

Signed Decimal

R0	: 00000004
R1	: 00000008
R2	: 0000000c
R3	: 0000000c
R4	: 00000008
R5	: 00000000
R6	: 00000000
R7	: 00000000
R8	: 00000000
R9	: 00000000
R10 (s1)	: 00000000
R11 (fp)	: 00000000
R12 (ip)	: 00000000
R13 (sp)	: 00011400
R14 (lr)	: 00000000
R15 (pc)	: 00001014

---

CPSR Register

Negative (N) : 0

Zero (Z) : 0

Carry (C) : 0

Overflow (V) : 0

testcase1.o

```

.text
00001000:E3A00004    mov r0,#4
00001004:E3A01008    mov r1,#8
00001008:E1A04001    mov r4,r1
0000100C:E0802001    add r2,r0,r1
00001010:E1A03002    mov r3,r2
                                .end...


```

OutputView

WatchView

Console

stdin/stdout/stderr



## Example-2

General Purpose Floating Point

testcase2.o

```
.text
00001000:E3A00004    mov r0,#4
00001004:E2802008    add r2,r0,#8
00001008:E1A03002    mov r3,r2
.end...
```

Hexadecimal  
Unsigned Decimal  
Signed Decimal

R0 : 00000004  
R1 : 00000000  
R2 : 0000000c  
R3 : 0000000c  
R4 : 00000000  
R5 : 00000000  
R6 : 00000000  
R7 : 00000000  
R8 : 00000000  
R9 : 00000000  
R10 (s1) : 00000000  
R11 (fp) : 00000000  
R12 (ip) : 00000000  
R13 (sp) : 00011400  
R14 (lr) : 00000000  
R15 (pc) : 0000100c

CPSR Register  
Negative (N) : 0  
Zero (Z) : 0  
Carry (C) : 0  
Overflow (V) : 0

OutputView WatchView  
Console stdin/stdout/stderr



### Example-3


The screenshot shows a debugger interface with two main tabs: **RegistersView** and **CodeView**.

**RegistersView** displays the state of various registers. The **General Purpose** tab is selected, showing registers R0 through R15. R3 is highlighted in red with the value 00000005. R15 (PC) is also highlighted in red with the value 00001014. Below the registers, the **CPSR Register** status is shown: Negative (N) : 0, Zero (Z) : 1, Carry (C) : 1, and Overflow (V) : 0.



**CodeView** shows the assembly code for **testcase3.o**. The code is as follows:

```
.text
00001000:E3A00002    mov r0,#2
00001004:E3A01003    mov r1,#3
00001008:E0812000    add r2,r1,r0
0000100C:E3520005    cmp r2,#5
00001010:01A03002    moveq r3,r2
.end
```

Below the code view, there are tabs for **OutputView** and **WatchView**. The **Console** tab is selected, showing the standard input/output streams: **stdin/stdout/stderr**.



### Example-4






### Example-5

```
signal mem_array : memory_type :=
    (0 => X"E3A0000A",
     1 => X"E3A01005",
     2 => X"E5801000",
     3 => X"E2811002",
     4 => X"E5801004",
     5 => X"E5902000",
     6 => X"E5903004",
     7 => X"E0434002",
     others => X"00000000"
    );
```

```
.text
mov r0, #10
mov r1, #5
str r1, [r0]
add r1, r1, #2
str r1, [r0, #4]
ldr r2, [r0]
ldr r3, [r0, #4]
sub r4, r3, r2
.end
```



### Example-6

```

signal mem_array : memory_type :=
    (0 => X"E3A00000",
     1 => X"E3A01000",
     2 => X"E0800001",
     3 => X"E2811001",
     4 => X"E3510001",
     5 => X"1AFFFFF8",
     others => X"00000000"
    );

```

```

        .text
        mov r0, #0
        mov r1, #0
Loop:   add r0, r0, r1
        add r1, r1, #1
        cmp r1, #1
        bne Loop
        .end

```




### Example-7

```

    .text
000:E3A00004    mov r0, #4
004:E3A01003    mov r1, #3
008:E0912000    adds r2, r1, r0
00C:05801000    streq r1,[r0]
010:05903000    ldreq r3,[r0]
014:E3A03002    mov r3,#2

```



### Example8

The screenshot displays the ARM DevStudio interface with three main panels:

- RegistersView:** Shows the state of 16 registers (R0-R15) and the CPSR register. The selected register is R0, which contains the value 00000007. The CPSR register shows Negative (N) as 0, Zero (Z) as 1, Carry (C) as 0, and Overflow (V) as 0.
- CodeView:** Displays the assembly code for the selected file, `testcase8.o`. The code is as follows:
 

```

      .text
00001000:E3A00007    mov r0,#7
00001004:E3A01004    mov r1,#4
00001008:E0112000    ands r2,r1,r0
0000100C:00623001    rsbeq r3,r2,r1
00001010:E3130000    tst r3,#0
      .end...
      
```
- OutputView:** Shows the console output, which is currently empty. The selected filter is `stdin/stdout/stderr`.




For each module, work and analysis I have put files in edaplayground like below-

Used for simulation- Aldec riviera pro 2020.04

Used for synthesis- Mentor Precision 2021.1

simulation settings For eg testcase-2-



For more testcases and live running ,edaplayground can be played in demo for this stage and public link of it can be shared.