Report of Lab 2.4

Lalit Meena, 2019 CS 50 439

For this Lab 2 we are building microarchitecture for subset of arm instructions.

This stage involves putting together stage 1 modules, to form a simple processor which can execute the following subset of ARM instructions with limited variants/features. {add, sub, cmp, mov, ldr, str, beq, bne, b} .Then in stage 3 ,we extend single cycle datapath to flexible and efficient clock period multicycle path.

Here, we tested our design exhaustively and reported waves/test-cases for most DP instructions.

In previous modules ,made almost no changes in them but only made combinational process sensitivity list more riskfree,like added Rm ..

Here in comparison previous stage ,there is only changes happened in testcase related files,like data_mem.vhd.

Zip folder name – L2.4_2019CS50439

Submission folder, L2.4 2019CS50439 contains-

- 1. **alu.vhd** alu module design file
- 2. data_mem.vhd data memory 128x32 module design file
- 3. rfile.vhd design file for module register file 16x32
- others.vhd-contains additional modules require for stage-2(Instruction Decoder, Condition Checker)
- 5. flags.vhd- design file for module flags
- 6. multicycle.vhd-SIMPLE multi CYCLE PROCESSOR

package.vhd -package to declare some types-words,bytes,etc run.do

testbench files-

testbench_multicycle.vhd - testbench file for module simple multicycle processor


TESTCASES EPWAVE PICS-testcase-1,2,3,4,5,6....

TESTCASES files- testcasen.s, n is 1,2,.....

Report of Lab 2.4-lab 2 stage 4 description and test cases(also screenshots)


More details are in next pages of each module-

MULTICYCLE DATAPATH WITH CONTROL SIGNALS



For each state in combinational process we generate glue logic and multiplex signal, write enables etc.

USED Registers A, B, IR, DR and RES as local signals, and modify value directly according to states so not need of write enable on them.



ALU operations for DP instructions

Instr	ins [24-21]	Operation
and	0 0 0 0	Op1 AND Op2
eor	0 0 0 1	Op1 EOR Op2
sub	0 0 1 0	Op1 + NOT Op2 + 1
rsb	0 0 1 1	NOT Op1 + Op2 + 1
add	0 1 0 0	Op1 + Op2
adc	0 1 0 1	Op1 + Op2 + C
sbc	0 1 1 0	Op1 + NOT Op2 + C
rsc	0 1 1 1	NOT Op1 + Op2 + C
tst	1 0 0 0	Op1 AND Op2
teq	1 0 0 1	Op1 EOR Op2
cmp	1 0 1 0	Op1 + NOT Op2 + 1
cmn	1 0 1 1	Op1 + Op2
orr	1 1 0 0	Op1 OR Op2
mov	1 1 0 1	Op2
bic	1 1 1 0	Op1 AND NOT Op2
mvn	1 1 1 1	NOT Op2

Testing and testcases

simulated with help of testbench_multicycle.vhd-

state change like flags and registers at end of program or step can be checked by signal like A,B,FLAGS, IR,PC,RES,state etc.


Correctness can be justified by values of registers read after instructions, etcAlso added extra mov instructions to read and show value of B,2nd operand.


We can observe number of cycles etc, also used state signal in


testbench to show at which state running currently.


Take help of **run time limit** on simulator for taking required PC increments.


TESTCASES SEPARATE EPWAVE PICS and assembly files CAN also BE FOUND IN SUBMITTED FOLDER.























```
signal mem_array : memory_type :=
                                                .text
          (0 \Rightarrow X''E3A0000A'',
                                                mov r0, #10 U
            1 => X"E3A01005",
                                                mov r1, #5
           2 => X"E5801000",
                                                str r1, [r0]
            3 => X"E2811002",
                                                add r1, r1, #2
           4 => X"E5801004",
                                                str r1, [r0, #4]
            5 \Rightarrow X"E5902000",
                                                ldr r2, [r0]
            6 => X"E5903004",
                                                ldr r3, [r0, #4]
            7 \Rightarrow X"E0434002"
                                                sub r4, r3, r2
           others => X"00000000"
                                                .end
           );
```





```
signal mem_array : memory_type :=
                                           .text
        (0 => X"E3A00000",
                                           mov r0, #0
         1 => X"E3A01000",
                                           mov r1, #0
         2 => X"E0800001",
                                    Loop: add r0, r0, r1
         3 => X"E2811001",
                                           add r1, r1, #1
         4 => X"E3510003".
                                           cmp r1, #5
         5 \Rightarrow X"1AFFFFFB",
                                           bne Loop
         others => X"00000000"
                                           .end
```



	.text
.000:E3A00004	mov r0, #4
.004:E3A01003	mov r1, #3
.008:E0912000	adds r2, r1, r0
.00C:05801000	streq r1,[r0]
010:05903000	ldreq r3,[r0]
.014:E3A03002	mov r3,#2








For each module, work and analysis I have put files in edaplayground like below-

Used for simulation- Aldec riviera pro 2020.04

Used for synthesis- Mentor Precision 2021.1

simulation settings For eg testcase-2-



For more testcases and live running ,edaplayground can be played in demo for this stage and public link of it can be shared.