



# LOGIC DESIGN WITH HDL LAB

## STUDENT REPORT

Class: CC01 Group: 04

Student's name: Trịnh Sơn Lâm 1852502

Nguyễn Trọng Tính 1752545

Lê Bá Thành 1852739

Hoàng Nhật Quang 1852691

Lecturer Ph.D Phạm Quốc Cường

APRIL 1, 2022

# **WEEK 3 Sequential Logic Circuit**

#### **Exercise:**

#### **Exercise 1**

## Clock Frequency Divider

a. Police Siren: Design a circuit that generate a 1 Hz output signal using Verilog HDL. This signal is connected to 2 RGB LEDs (1 displays the blue color, 1 display the red color) on Arty-Z7 FPGA Board to make it blink interleave with each other (turn on for 0.5s - turn off for 0.5s). Know that the input clock frequency is 125 MHz.

Write test benches to simulate the circuits in a

We have file code is 1hz rgbLed.v

And the we have test bench for 1hz\_rgbLed is 1hz\_rgbLed\_tb.v




Figure 1: The waveform of test bench for RGB LED from 1Hz

Test the circuits on FPGA board using LEDs and RGB LED.

We have some changes in constraint as follows:



Figure 2: Assign pin for Arty-Z27 before running for FPGA

Then we have the generated bitstream file is Clock divider.bit

b. Addition: Crossroad Traffic Light: Design a pair of traffic lights for a crossroad intersection

Write test benches to simulate the circuits in a

We have file code is traffic light.v

And the we have test bench for traffic light is **traffic\_light\_tb.v** 




Figure 3: The waveform of test bench for traffic light

We have the generated bitstream file is **traffic light.bit** 

## **Exercise 2**

**Edge Detection circuit.** 



a. Design a Rising Edge Detection circuit. This circuit will use at least 2 flipflops. The behavior of the circuit is similar to the waveform in Figure 1. Assume that the in signal's HIGH levels last equal to or longer than a clock cycle.

The output is active HIGH in 1 cycle of clock when a rising edge occurs in input signal. Delay is within 0-2 clock cycles.

Write RTL code and test benches to simulate the circuit.

We have file code is edge detector.v




Figure 4: Edge dectector in RTL schemetic

And the we have test bench for edge dectector is edge\_detector\_tb.v




Figure 5: The waveform of test bench for edge dectector



b. Write a 4-bit binary counter that counts up 1 unit when a button is pushed. Use the edge detection circuit to generate an enable signal for the counter when pushing the button. Test the design on FPGA board

We have file code is four\_bit\_binary\_counter.v

And then we have the generated bitstream file is **four\_bit\_binary\_counter.bit** 

#### Exercise 3


Change mode String bit LED circuit. Use Verilog HDL to model a state machine for a circuit that changes display mode of a bit string.

In initial, LEDs show the default bit string 0011 which is performed by a reset signal. And buttons in board will set the display mode as follow:

- Button 0: Mode Reset: Show the default 4-bit string on LEDs.
- Button 1: Mode Shift Left Ring: Shift 4-bit string to left in a ring every 1s.
- Button 2: Mode Shift Right Ring: Shift 4-bit string to right in a ring every 1s.
- Button 3: Pause: Pause the current shifting string.
- . Write a test bench to simulate the circuit and test the circuit on the Arty-Z7 board.

We have file code is **led\_shift\_test.v** 

And the we have test bench for traffic light is **led\_shift\_tb.v** 





# Figure 6: The waveform of test bench for led shift

We have some changes in constraits as follows:




Figure 7: Assign pin for Arty-Z27 before running for FPGA

We have the generated bitstream file is **test.bit**