

Memory

Course: Systems Architecture

Lecturer: Gleb Lobanov

February 25, 2024



Contents

01 Memory	,
-----------	---

- **02** Memory allocation
- **03** Architecture ideas
- 04 Registers
- 05 Caches




01

Memory

In this section, we will discuss what virtual memory and real memory are and what is the relationship between them.




Memory






Also memory





Memory management unit




CPU: Central Processing Unit

MMU: Memory Management Unit TLB: Translation lookaside buffer






Memory management unit






Translation Lookaside Buffer (TLB)







Memory






Memory




EPIC Institute of Techno Kernel DMA Protection






Pages






Memory structure





Stack






02


Memory allocation

In this section, we will discuss what memory allocation is and what allocation algorithms exist.



Allocation








How to alloc memory?

- 1) First-Fit
- 2) Best-Fit
- 3) Worst-Fit
- 4) Next-Fit
- 5) Quick-Fit
- 6) Slab Allocation*
- 7) Buddy Allocation*

maybe some others




First-Fit Allocation






Best-Fit Allocation






Worst-Fit Allocation






Next-Fit Allocation






Important!!!






Quick-Fit Allocation






Why none of them?








Slab Allocation





Buddy Allocation





03

Architecture ideas

In this section, we will discuss Von Neumann and Harvard architecture.



Von Neumann architecture

- 1) Memory and processor separation
- 2) Principle of memory addressing
- 3) Principle of command control
- 4) Principle of binary encoding




Harvard architecture

- 1) Instructions memory
- 2) Data memory




Computer Memory Hierarchy





SRAM







DRAM







Comparison

Static Random Access Memory

SRAM is a type of RAM where each memory cell is made up of a set of transistors that store data in the form of charge.

It is more expensive and takes up more space on the chip than DRAM.

Dynamic Random Access Memory

Consists of a capacitor and a transistor that stores data in the form of charge on the capacitor.

It is cheaper and has a higher packing density but requires constant refreshing of the charge to maintain data.

DRAM is slower than SRAM.



When to use?

SRAM

DRAM

SRAM is used in cache memory and other places where fast access to data is required.

DRAM is used in the main computer memory and other devices where a large amount of memory is required at an affordable price.




04

Registers

In this section, we will discuss registers.




Registers






Registers












05

Caches

In this section, we will discuss caches.




Caches





Cache line

Usually like system





Why cache is working?

- 1) Time locality
- 2) Memory locality




How to cache?

- 1) Direct-mapped cache
- 2) Fully associative cache
- 3) Set-associative cache
- 4) Two-way skewed associative cache*
- 5) Pseudo-associative cache*

maybe some others



Direct-mapped cache




search 300 block:

- 1) check cache line with id (300 mod 64) = 44
- 2) check tag of cache line with id 44
- 3) if tag = 4 then take element from cache



Fully associative cache




search 300 block:

- 1) check all tags
- 2) if we have our block number return result



Set-associative cache



search 300 block:

- check set with id (300 mod
 32) = 12
- 2) check both tags in it
- 3) if find one -> return



n-way cache

1-way

8-sets 1 block each

0
1
2
3
4
5
6
7

direct-map ped


2-way

4-sets 2 blocks each




4-way

2-sets 4 blocks each



8-way

1-set 8 blocks each




fully associative





Real Life

Name		AMD Ryze	n 9 79	50X		AMD	
Code Name	Code Name Raphael			TDP			
Package	S	(LGA1	718)		T (ZEN	
Technology 5 nm		Core VID		1.319 V			9
Specification	AM	D Ryzen 9	7950X	16-C	ore Proce	essor	
Family	F	Mo	del	1		tepping	2
Ext. Family	19	Ext. Mo	odel 61		F	Revision	RPL-B2
Instructions	MMV/1) C						
	x86-64, AM	SE, SSE2, ID-V, AES,	AVX, A	VX2,			
Clocks (Core	x86-64, AM	ID-V, AES,		iVX2,	AVX512F		
	x86-64, AM #0)	ID-V, AES,	AVX, A	iVX2, ne ata	AVX512F	F, FMA3, S	SHA
Clocks (Core Core Speed	x86-64, AM #0) 3590.2	5 MHz 0 - 58.5)	Cacl	ne ata	16 x 32	F, FMA3, S	SHA 8-way
Clocks (Core Core Speed Multiplier	x86-64, AM #0) 3590.25 x 36.0 (4.0	5 MHz 0 - 58.5)	Cad L1D L1I	ata ast. el 2	16 x 32 16 x 32 16 x 3	F, FMA3, S 2 KBytes 2 KBytes	8-way 8-way




line size = 4 kb 32-bit








Insert 3 3 mod 16 = 3




Insert 19 3 mod 16 = 3






Find 35 35 mod 16 = 3






Find 35 35 mod 16 = 3









What to keep in cache?

- 1) LRU (Least Recently Used)
- 2) FIFO (First-In, First-Out)
- LFU (Least Frequently Used)
- 4) MRU (Most Recently Used)
- 5) Random
- 6) LRU-k

maybe some others



LRU

-								6	30 (3)		
1	1	1	1	5	5	5	5	5	5	2	2
	2	2	2	2	1	1	1	1	1	1	1
		3	3	3	3	3	3	3	3	3	3
			4	4	4	4	4	6	6	6	6
М	М	м	м	м	м	н	н	м	н	М	н

M = Miss H = Hit



FIFO

```
Page reference stream:
1 2 3 2 1 5 2 1 6 2 5 6 3 1 3 6 1 2 4 3

1 1 1 1 1 2 2 3 5 1 6 6 2 5 5 3 3 1 6 2
2 2 2 2 3 3 5 1 6 2 2 5 3 3 1 1 6 2 4
3 3 3 5 5 1 6 2 5 5 3 1 1 6 6 2 4 3
```

FIFO Total 14 page faults



LFU

Least Frequently Used (LFU)

```
      X
      X

      7
      0
      1
      2
      0
      3
      0
      4
      2
      3
      0
      3
      2
      1
      2

      7
      7
      7
      2
      2
      2
      2
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0
      0</td
```

```
FFFF F
```

Frequencies:



LRU-k

