

Course Title:	COE
Course Number:	608
Semester/Year (e.g.F2016)	w2024

Instructor:	Dr. Hafeez
--------------------	------------

<i>Assignment/Lab Number:</i>	3
<i>Assignment/Lab Title:</i>	32-bit ALU Design

<i>Submission Date:</i>	02/05/2024
<i>Due Date:</i>	02/06/2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Mohamed	Lama	501042394	042	L A M A

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

COE608: Lab 3

1. Lab Objective

In this laboratory, we are implementing and testing a 32-bit Arithmetic Logic Unit (ALU) that can perform six operations. We will also be building a 1-bit, 4-bit, 16-bit and 32-bit adder in order to accomplish this.

The ALU that we are implementing and testing will have two 32-bit data input signals (**a** and **b**) and 3-bit control signals (**op**) that will specify what operation needs to be performed. The output of the ALU is a 32-bit result signal (**Result**), which will depend on the control signals (**op**), and two status flags (**Zero** and **CarryOut**).





Figure 1: Block Diagram of 1-bit Adder

Input			Output	
X	Y	Cin	Sum	Cout
0	0	0	0	0

0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 1: Truth Table for full adder

Gate-level Structure of a Full Adder Module:






Figure 2: Block diagram for 4-bit Adder

Connecting full adders to form a 4-bit adder:

- To create a 4-bit adder using 4 full adders, we need to connect them in a cascading fashion.
- Each full adder takes two input bits (A and B), a carry input (Cin), and produces a sum output (S) and a carry output (Cout).
- We need to connect the A and B inputs of the least significant full adder to the two 4-bit binary numbers we want to add.
- Next, we connect the Cin of the least significant full adder to the ground since there is no carry-in initially
- After that, we connect the Sum (S) output of the least significant full adder to the least significant bit of the result. We then repeat these steps for the remaining full adders
- This is illustrated in the diagram below:




Figure 3: Cascading system of 4-bit adder from 4 full adders




Figure 4: Block diagram for 16-bit Adder




Figure 5: 32-bit Adder




Figure 6: 32-bit ALU


The operations that the ALU should be able to perform are as follows on this truth table:

Operation Name	ALU-Op		Operation Performed
	Neg/TSel	ALU-Select	
AND (Logical)	0	00	Result \leftarrow a AND b
OR (Logical)	0	01	Result \leftarrow a OR b
ADD	0	10	Result \leftarrow a + b
SUB	1	10	Result \leftarrow a - b
ROL	1	00	Result \leftarrow a \ll 1
ROR	1	01	Result \leftarrow a \gg 1

Table 2: Truth Table of 32-bit ALU

2. Experiment Details


1-bit Adder:



The screenshot shows the Quartus II 64-bit IDE interface. The title bar reads "Quartus II 64-B". The menu bar includes "Assignments", "Processing", "Tools", "Window", and "Help". The toolbar contains various icons for file operations and simulation. The project browser on the left shows a tree structure with "alu" selected. The main editor window displays the VHDL code for a 1-bit adder, with the file name "fulladd.vhd" visible in the tab. The code is as follows:


```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity fulladd is
5 port (
6     Cin, x, y : in std_logic;
7     s, Cout : out std_logic
8 );
9 end fulladd;
10
11 architecture behavior of fulladd is
12 begin
13     s <= x xor y xor Cin;
14     Cout <= (x and y) or (Cin and x) or (Cin and y);
15 end Behavior;
16
```

4-bit Adder:




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder4 is
5  port(
6      Cin : in std_logic;
7      X,Y : in std_logic_vector(3 downto 0);
8      S : out std_logic_vector(3 downto 0);
9      Cout : out std_logic
10 );
11 end adder4;
12
13 architecture Behavior of adder4 is
14     component fulladd
15     port (
16         Cin, x, y : in std_logic;
17         s, Cout : out std_logic
18     );
19     end component;
20
21     signal C : std_logic_vector (1 to 3);
22 begin
23     stage0: fulladd port map(Cin, X(0), Y(0), S(0), C(1));
24     stage1 : fulladd port map (C(1), X(1), Y(1), S(1), C(2));
25     stage2: fulladd port map (C(2), X(2), Y(2), S(2), C(3));
26     stage3: fulladd port map (C(3), X(3), Y(3), S(3), Cout);
27
28 end Behavior;
```


16-bit Adder:



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 -- 16-bit adder --
4 entity adder16 is
5 port(
6     Cin : in std_logic;
7     X,Y : in std_logic_vector(15 downto 0);
8     S : out std_logic_vector(15 downto 0);
9     Cout : out std_logic );
10 end adder16;
11
12 architecture Behavior of adder16 is
13     component adder4
14     port(
15         Cin : in std_logic;
16         X,Y : in std_logic_vector(3 downto 0);
17         S : out std_logic_vector(3 downto 0);
18         Cout : out std_logic );
19     end component;
20     signal C: std_logic_vector(1 to 3);
21
22 begin
23     stage0: adder4 port map(Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1));
24     stage1: adder4 port map(C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2));
25     stage2: adder4 port map(C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3));
26     stage3: adder4 port map(C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Cout);
27 end Behavior;
```

32-bit Adder:



```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  -- 32-bit adder --
4  entity adder32 is
5  port(
6      Cin : in std_logic;
7      X,Y : in std_logic_vector(31 downto 0);
8      S : out std_logic_vector(31 downto 0);
9      Cout : out std_logic
10 );
11 end adder32;
12
13 architecture Behavior of adder32 is
14     component adder16
15     port(
16         Cin : in std_logic;
17         X,Y : in std_logic_vector(15 downto 0);
18         S : out std_logic_vector(15 downto 0);
19         Cout : out std_logic );
20     end component;
21
22     signal C : std_logic;
23 begin
24     stage0: adder16 port map(Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0), C);
25     stage1: adder16 port map(C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
26 end Behavior;
```

ALU:

```
Quartus II 64-Bit - /home/s
ments Processing Tools Window Help
alu
fulladd.vhd adder4.vhd adder16.vhd
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5 use ieee.numeric_std.all;
6
7 entity alu is
8 port (
9     a : in std_logic_vector(31 downto 0);
10    b : in std_logic_vector(31 downto 0);
11    op : in std_logic_vector(2 downto 0);
12    result : out std_logic_vector(31 downto 0);
13    zero : out std_logic;
14    cout : out std_logic );
15 end alu;
16
17 architecture Behavior of alu is
18     component adder32
19     port (
20         Cin : in std_logic;
21         X,Y : in std_logic_vector(31 downto 0);
22         S : out std_logic_vector(31 downto 0);
23         Cout : out std_logic
24     );
25     end component;
26     signal result_s : std_logic_vector(31 downto 0) := (others=>'0');
27     signal result_add : std_logic_vector(31 downto 0) := (others=>'0');
```

```
Quartus II 64-Bit - /home/st
ments Processing Tools Window Help
alu
fulladd.vhd adder4.vhd adder16.vhd
28 signal result_sub : std_logic_vector(31 downto 0) := (others=>'0');
29 signal cout_s : std_logic := '0';
30 signal cout_add : std_logic := '0';
31 signal cout_sub : std_logic := '0';
32 signal zero_s : std_logic := '0';
33
34 begin
35     add0 : adder32 port map(op(2), a, b, result_add, cout_add);
36     sub0 : adder32 port map(op(2), a, not b, result_sub, cout_sub);
37
38     process (a,b,op)
39     begin
40         case(op) is
41             when "000" => -- "000" a and b
42                 result_s <= a and b;
43                 cout_s <= '0';
44             when "001" => -- "001" a or b
45                 result_s <= a or b;
46                 cout_s <= '0';
47             when "010" => -- "010" a + b
48                 result_s <= result_add;
49                 cout_s <= cout_add;
50             when "110" => -- "110" a - b
51                 result_s <= result_sub;
52                 cout_s <= cout_sub;
53             when "100" => -- "100" a << 1 "ROL" "all
54                 result_s <= a(30 downto 0) & '0';
55                 cout_s <= a(31);
56             when "101" => -- "101" a >> 1 "ROR"
57                 result_s <= '0' & a(31 downto 1);
58                 cout_s <= '0';
59             when others => -- any other value of opcode defaults to pass1
60                 result_s <= a;
61                 cout_s <= '0';
62         end case;
63
64         case (result_s) is --case statement is used to determine the value
65             when(others => '0') =>
66                 zero_s <= '1';
67             when others =>
68                 zero_s <= '0';
69         end case;
70     end process;
71
72     result <= result_s;
73     cout <= cout_s;
74     zero <= zero_s;
75 end Behavior;
```

- This is the VHDL code that I used to implement the ALU.
- As can be seen, the ALU can perform addition, subtraction, AND, OR, left shift and right shift operations on 32-bit vectors ('a' and 'b').
- The ALU has inputs ('a', 'b', 'op') and outputs('result', zero, cout)
 - Zero is a flag indication if the result is zero
 - Cout is the carry-out flag

Component declaration:

- The ALU uses a 32-bit adder as a component for both addition and subtraction operations.
- It carries a carry input ('Cin') and two 32-bit operands ('X' and 'Y') and produces a sum 'S' and a carry output ('Cout')

Signal declarations:

- 'Result_s', 'result_add' and 'result_sub' hold the intermediate results for the ALU operations
- 'Cout_s', 'cout_add' and 'cout_sub' hold the carry-out flags for the ALU operations.
- 'Zero_s' holds the result of the zero flag

Instantiation of 32-bit Adder Components:


- Two instances of the 32-bit adder component are instantiated:
 - 'add0' for addition and 'sub0' for subtraction
 - For subtraction, we use 'not b' since we are performing two's complement.

Main Process:


- The main process is where we select the appropriate operation based on the 'op' input.
- Depending on the opcode, it performs the appropriate operation.
- The result of each operation is held in 'result_s' and the corresponding carry out 'cout_s' is set.
- Another case statement is then used to determine the value of the zero flag 'zero_s' If all bits in the 'result_s' are '0', then the zero flag is set to '1'. Otherwise it'll be '0'.

3. Results:

1-bit Adder:




Waveform 1: Full-adder Functional waveform




Waveform 2: Full-adder Timing waveform

32-bit Adder:




Waveform 3: 32-bit Adder Timing Waveform

Functional Simulation of ALU:



Waveform 4: Functional Simulation of ALU

Timing Simulation of ALU:



Waveform 5: Timing simulation of ALU

4. Discussion:

- As can be seen, the ALU performed as expected.
- When $a = 7$ and $b = 6$, all the operation results are accurate.
- we can also see that during the subtraction operation, '110', Cout is 1, which is the correct result as a burrow was required. We can also see that it remained 0 for the rest of the operations, which is also the correct result. We can also see that the zero output was only 1 when the value of the result was 0, which is also the correct output.

I will now be outlining the worst-case timing characteristics of a 32-bit Arithmetic Logic Unit (ALU) Based on functional and timing simulations. The ALU performs basic operations such as addition, subtraction, logical operations and shift operations.

In terms of Addition and Subtraction, there are two types of delays that can occur; propagation delay and carry propagation delay. Propagation delay refers to the time that it takes for a signal to travel from the input of a circuit to its output. It is the time delay

experienced by a signal as it passes through various gates within a circuit. It is mostly influenced by the physical characteristics of the circuit components. Carry propagation delay specifically relates to arithmetic operations, particularly addition in multi-bit adders, like the one we are using in this lab. When adding two binary numbers, each bit addition generates a sum bit and a carry-out bit, which propagates to the next higher-order bit. Carry propagation delay is the time it takes for the carry-out from a lower-bit addition to affect the sum in the next higher-order bit addition. In a multi-bit adder, this delay accumulates as the carry signal ripples through each stage. The propagation delay is expected to be just a few nanoseconds, and the carry propagation delay is between 5 and 15 nanoseconds in our ALU. Overall, we can see approximately In terms of logical operations, such as AND and OR, there is also a propagation delay that is just a few nanoseconds, and also a gate delay of 2-8 nanoseconds. Gate delays refer to the time it takes for the output of a logic gate to respond to a change in its inputs.

In terms of shift operations, which are left and right, there is a shift operation delay of 2-6 nanoseconds. This delay refers to the time that it takes to move the bits of a binary number to the left or right.