

Course Title:	COE
Course Number:	608
Semester/Year (e.g.F2016)	W2024

Instructor:	Dr. Hafeez
-------------	------------

Assignment/Lab Number:	3
Assignment/Lab Title:	b

Submission Date:	13/2/2024
Due Date:	13/2/2024

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Mohamed	Lama	501042394	042	L A M A

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

1. Lab Objective

In this lab, we need to implement and test an 8-bit version of the ALU that we designed in the first part of the ALU designed in the first part of the lab.

I first modified the ALU from 32-bit, to 8-bit and also created an 8-bit adder to use in the 8-bit ALU to replace the 32-bit adder we used previously.

2.Experiment Details:

8-bit ALU:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.std_logic_arith.all;
4  use ieee.std_logic_unsigned.all;
5  use ieee.numeric_std.all;
6
7  entity alu8 is
8  port(
9    a : in std_logic_vector(7 downto 0);
10   b : in std_logic_vector(7 downto 0);
11   op : in std_logic_vector(2 downto 0);
12   result : out std_logic_vector(7 downto 0);
13   zero : out std_logic;
14   cout : out std_logic );
15 end alu8;
16
17 architecture Behavior of alu8 is
18 component adder8
19  port(
20    Cin : in std_logic; |
21    X,Y : in std_logic_vector(7 downto 0);
22    S : out std_logic_vector(7 downto 0);
23    Cout : out std_logic
24    );
25 end component;
26 signal result_s: std_logic_vector(7 downto 0):=(others=>'0');
27 signal result_add: std_logic_vector(7 downto 0):=(others=>'0');
28 signal result_sub: std_logic_vector(7 downto 0):=(others=>'0');
29 signal cout_s: std_logic := '0';
30 signal cout_add: std_logic := '0';
31 signal cout_sub: std_logic := '0';
32 signal zero_s: std_logic := '0';
33
34 begin
35   add0 : adder8 port map(op(2), a, b, result_add, cout_add);
36   sub0 : adder8 port map(op(2), a, not b, result_sub, cout_sub);
37
38   process (a,b,op)
39   begin
40     case(op) is
41       when "000" => -- "000" a and b
42         result_s <= a and b;
43         cout_s <= '0';
44       when "001" => -- "001" a or b
45         result_s <= a or b;
46         cout_s <= '0';
47       when "010" => -- "010" a + b
48         result_s <= result_add;
49         cout_s <= cout_add;
```

```
50      when "110" => -- "110" a - b
51          result_s <= result_sub;
52          cout_s <= cout_sub;
53      when "100" => -- "100" a << 1 "ROL" "sll"
54          result_s <= a(6 downto 0) & '0';
55          cout_s <= a(7);
56      when "101" => -- "101" a >> 1 "ROR"
57          result_s <= '0' & a(7 downto 1);
58          cout_s <= '0';
59      when others => -- any other value of opcode defaults to passing a through as the result
60          result_s <= a;
61          cout_s <= '0';
62      end case;
63
64  case (result_s) is --case statement is used to determine the value of the zero flag based on the result_s value--
65      when(others => '0') =>
66          zero_s <= '1';
67      when others =>
68          zero_s <= '0';
69  end case;
70 end process;
71
72 result <= result_s;
73 cout <= cout_s;
74 zero <= zero_s;
75 end Behavior;
```

Lab3_b:

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY lab3_b IS
5 PORT
6 (
7 --Input Switches
8 SW : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
9 --Seven-Segment Display Outputs
10 HEX0, HEX1 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
11 HEX2, HEX3 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
12 HEX4, HEX5 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
13 HEX6, HEX7 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
14 --Green Led Outputs
15 LEDG : OUT STD_LOGIC_VECTOR(8 DOWNTO 0);
16 --Red Led Outputs
17 LEDR : OUT STD_LOGIC_VECTOR(17 DOWNTO 0)
18 );
19 END lab3_b;
20
21 ARCHITECTURE behavior OF lab3_b IS
22
23 --Use these signals to connect inputs to your ALU. A and B
24 --are the operand inputs and op is the Op-Code input.
25 SIGNAL A_to_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
26 SIGNAL B_to_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
27 SIGNAL op_to_ALU : STD_LOGIC_VECTOR(2 DOWNTO 0);
28
29 --Use these signals to connect ALU outputs to the seven-segment displays
30 --and leds. Result is the 8-bit output of the ALU. Zero and Cout should
31 --be self-evident.
32 SIGNAL result_from_ALU : STD_LOGIC_VECTOR(7 DOWNTO 0);
33 SIGNAL zero_from_ALU : STD_LOGIC;
34 SIGNAL cout_from_ALU : STD_LOGIC;
35
36 SIGNAL tmpInv : STD_LOGIC;
37
38 COMPONENT sevenSeg_8bit
39 PORT
40 (
41 -- 8-bit signed number input.
42 dataIn : IN STD_LOGIC_VECTOR(7 downto 0);
43 -- 7-bit segment control signals.
44 segVal1 : OUT STD_LOGIC_VECTOR(6 downto 0);
45 segVal2 : OUT STD_LOGIC_VECTOR(6 downto 0);
46 -- 1-bit sign control signal.
47 sign : OUT STD_LOGIC
48 );
49 END COMPONENT;
```

```

=====
-- This is where your ALU component declarations should go.
=====

COMPONENT alu8
PORT
(
    a, b : IN std_logic_vector(7 DOWNTO 0);
    op   : IN std_logic_vector(2 DOWNTO 0);
    result : OUT std_logic_vector(7 DOWNTO 0);
    zero  : OUT std_logic;
    cout   : OUT std_logic
);
END COMPONENT;

BEGIN

--Signal routing from the input/output pins to the ALU and other
--utilities.
A_to_ALU <= SW(17 DOWNTO 10);
B_to_ALU <= SW(10 DOWNTO 3);
op_to_ALU <= SW(2 DOWNTO 0);

LEDG(0) <= zero_from_ALU;
LEDG(1) <= cout_from_ALU;

HEX2(6) <= NOT tmpInv;

--Constants
HEX2(5 DOWNTO 0) <= "111111";
HEX3(6 DOWNTO 0) <= "1111111";

sevSeg_driver_A : sevenSeg_8bit
PORT MAP
(
    dataIn => A_to_ALU,
    segVal1 => HEX6,
    segVal2 => HEX7,
    sign => LEDR(16)
);

sevSeg_driver_B : sevenSeg_8bit
PORT MAP
(
    dataIn => B_to_ALU,
    segVal1 => HEX4,
    segVal2 => HEX5,
    sign => LEDR(13)
);

```

```

sevSeg_driver_ALU : sevenSeg_8bit
PORT MAP
(
    dataIn => result_from_ALU,
    segVal1 => HEX0,
    segVal2 => HEX1,
    sign => tmpInv
);

=====
--This is where the ALU must be connected. The signal names
--should be changed to match your ALU.
=====

the_ALU : alu8
PORT MAP
(
--Operand A
    a => A_to_ALU,
--Operand B
    b => B_to_ALU,
--Operation Code
    op => op_to_ALU,
--ALU Result
    result => result_from_ALU,
--Zero Signal
    zero => zero_from_ALU,
--Cout Signal
    cout => cout_from_ALU
);
END behavior;

```


Adder8:


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity adder8 is
    port (
        Cin : in std_logic;
        X,Y : in std_logic_vector(7 downto 0);
        S : out std_logic_vector(7 downto 0);
        Cout: out std_logic
    );
end entity adder8;


architecture Behavioral of adder8 is
begin
    process(X, Y, Cin)
        variable sum : unsigned(8 downto 0);
    begin
        sum := ('0' & unsigned(X)) + ('0' & unsigned(Y)) + (Cin & "00000000");
        S <= std_logic_vector(sum(7 downto 0));
        Cout <= sum(8);
    end process;
end architecture Behavioral;
```


3.Results:


















4. Discussion



The results that were observed from the board were as expected. The leds and switches were all responsive and performed as expected. When setting $a = 4$ and $b = 2$, all the operation codes were accurate, as well as the zero flag and count flag.