

KiCad Tool Training 2/2





Layout Editor & Gerber Viewer

KiCad Version 8.0

Prof. Dr.-Ing. Stephan Bannwarth

University of Applied Science Darmstadt

2024



Layout Constraints

Board Size: 52mm x 25mm
4x Mounting holes: M3
Layer: 2 copper layers
Top Layer: signal routing
Bottom Layer: GND – plane

Agenda

Layout
Constraints

Mechanical Aspects

Routing


Prepare for
Production

Working Steps

1. Update your Schematic
2. Clarify PCB Constraints
 1. Your own
 2. Manufacturers
3. Board Dimension
4. Mounting holes
5. Import netlist
6. Place Components
7. Resolve Crossings
8. Routing
9. Fill Free Areas
10. Add Project Information on the top Silk Layer
11. Perform the Design Rule Check
12. Export to Gerber
13. Check Gerber Files

Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production
- o Exercise
- o Engineering Best Practice



Checks


1. Anything changed?
2. What's about testing?
3. What's about assembling?

Notes

1. Layout Constraints

Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production
- o Exercise
- o Engineering Best Practice



Project Layout Constraints

Board Size:	52mm x 25mm
4x Mounting holes:	M3
Layer:	2 copper layers
Board Thickness:	1.6mm
Top Layer:	signal routing
Bottom Layer:	GND – plane

PCB Manufacturer


<https://www.elekonta.de/>







Base Material Manufacturer

<https://www.isola-group.com/>









KiCad

1. Manufacturer Constraints

- Check Manufacturers' Website
- Contact for Specification

Assume Board-Thickness: 1.6 mm

2. Your Project Constraints

Board Size: 52mm x 25mm
4x Mounting holes: M3
Layer: 2 copper layers
Top Layer: signal routing
Bottom Layer: GND – plane


Board Setup

- Board Stackup
 - Board Editor Layers
 - Physical Stackup
 - Board Finish
 - Solder Mask/Paste
- Text & Graphics
 - Defaults
 - Formatting
 - Text Variables
- Design Rules
 - Constraints
 - Pre-defined Sizes
 - Teardrops
 - Length-tuning Patterns
 - Net Classes
 - Custom Rules
 - Violation Severity

Copper layers: 2 ☐ Impedance controlled

Layer	Id	Type	Material	Thickness		Color	Epsilon R	Loss Tan
	F.Silkscreen	Top Silk Screen	Not specified ...			Not specified		
	F.Paste	Top Solder Paste						
	F.Mask	Top Solder Mask	Not specified ...	0.01 mm		Not specified	3.3	0
	F.Cu	Copper		0.035 mm				
	Dielectric 1	Core	FR4 ...	1.51 mm	☐	Not specified	4.5	0.02
	B.Cu	Copper		0.035 mm				
	B.Mask	Bottom Solder Mask	Not specified ...	0.01 mm		Not specified	3.3	0
	B.Paste	Bottom Solder Paste						
	B.Silkscreen	Bottom Silk Screen	Not specified ...			Not specified		

Board thickness from stackup:






Isola IS400 Materialauswahl

Isola IS400 material selection


Basismaterial

Laminate / Core



Prepreg


Laminate / Core



Prepreg 7628
Verpreßte Dicke/ Pressed thickness 185µm




Prepreg 2116
Verpreßte Dicke/ Pressed thickness 115µm




ELEKONTA MAREK


Cu-Folie / galv.Cu / Lötstoplack

Cu-Foil / electroplated Cu / Solder resist





Board Setup Menu → Board Editor Layers





- Board Stackup
- Board Editor Layers
- Physical Stackup
- Board Finish
- Solder Mask/Paste
- Text & Graphics
- Defaults
- Formatting
- Text Variables
- Design Rules
 - Constraints
 - Pre-defined Sizes
 - Teardrops
 - Length-tuning Patterns
 - Net Classes
 - Custom Rules
 - Violation Severity

Copper

	Minimum clearance:	0	mm
	Minimum track width:	0	mm
	Minimum connection width:	0	mm
	Minimum annular width:	0.1	mm
	Minimum via diameter:	0.5	mm
	Copper to hole clearance:	0.25	mm
	Copper to edge clearance:	0.5	mm

Holes

	Minimum through hole:	0.3	mm
	Hole to hole clearance:	0.25	mm

uVias

	Minimum uVia diameter:	0.2	mm
	Minimum uVia hole:	0.1	mm

Silkscreen

	Minimum item clearance:	0	mm
	Minimum text height:	0.8	mm
	Minimum text thickness:	0.08	mm


Manufacturer Constraints

Outer layer (Outer), galv. Inner layer


Basic copper	Pad – Pad* Pad – Track* Track – Track* (Standard)	Min.Track* (Standard)
12µm	75µm	75µm
12µm (with MicroFill)	100µm	100µm
18µm	100µm	100µm
35µm	125µm	125µm
...		

* Smaller values are possible.

Außenlage /Outer layers



Galvanische Innenlage /inner layers (galvanic)



 ELEKONTA MAREK⁵²



- Board Stackup
 - Board Editor Layers
 - Physical Stackup
 - Board Finish
 - Solder Mask/Paste
- Text & Graphics
 - Defaults
 - Formatting
 - Text Variables
- Design Rules
 - Constraints
 - Pre-defined Sizes
 - Teardrops
 - Length-tuning Patterns
 - Net Classes
 - Custom Rules
 - Violation Severity

Copper

Minimum clearance: mm

Minimum track width: mm

Minimum connection width: mm

Minimum annular width: mm

Minimum via diameter: mm

Copper to hole clearance: mm

Copper to edge clearance: mm

Holes

Minimum through hole: mm

Hole to hole clearance: mm

uVias

Minimum uVia diameter: mm

Minimum uVia hole: mm

Silkscreen

Minimum item clearance: mm

Minimum text height: mm

Minimum text thickness: mm

Import Settings from Another Board...

Manufacturer Constraints

Drills (Drill)

PCB-thickness in mm	Calc. Finished holesize Aspect Ratio 1/8 * in mm	Min. Finished holesize in mm
1,0	0,13	0,15
1,2	0,15	0,15
1,4	0,18	0,2
1,6	0,2	0,2
1,8	0,23	0,25
2,0	0,25	0,25
...	...	...
4,8	0,6	0,6

* Smaller values are possible.



Board Setup

Board Stackup

- Board Editor Layers
- Physical Stackup
- Board Finish
- Solder Mask/Paste

Text & Graphics

- Defaults
- Formatting
- Text Variables

Design Rules

- Constraints
- Pre-defined Sizes
- Teardrops
- Length-tuning Patterns
- Net Classes
- Custom Rules
- Violation Severity



Use your board manufacturer's recommendations for solder mask. If none are provided, setting the values to zero is suggested.

Solder mask expansion: mm

Solder mask minimum web width: mm

Solder mask to copper clearance: mm

☐ Allow bridged solder mask apertures between pads within footprint

☒ Tent vias

Solder paste absolute clearance: mm




Solder paste relative clearance: %


Note: Solder paste clearances (absolute and relative) are added to determine the

Manufacturer Constraints

Solder mask (Mask), Outer layer (Outer)

	Soldermask Clearance (50µm)	Soldermask Clearance (30µm)
Solderpad	X_p	X_p
Soldermask-Pad (negativ)	$X_p + 100\mu\text{m}$	$X_p + 60\mu\text{m}$
Distance Pad-Track	$120\mu\text{m}$	$100\mu\text{m}$
Min. Soldermask web	$100\mu\text{m}$	$100\mu\text{m}$
Distance Pad-Pad	$200\mu\text{m}$	$160\mu\text{m}$





Based on these constraints, add two track widths

- 0.3mm
- 0.5mm

Board Setup

- Board Stackup
 - Board Editor Layers
 - Physical Stackup
 - Board Finish
 - Solder Mask/Paste
- Text & Graphics
 - Defaults
 - Formatting
 - Text Variables
- Design Rules
 - Constraints
 - Pre-defined Sizes
 - Teardrops
 - Length-tuning Patterns
 - Net Classes
 - Custom Rules
 - Violation Severity




Netclasses:				
Name	Clearance	Track Width	Via Size	Via Hole
Default	0.2 mm	0.3 mm	0.6 mm	0.3 mm
Power	0.2 mm	0.5 mm	0.6 mm	0.3 mm

+

Netclass assignments:	
Pattern	Net Class


Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production
- o Exercise
- o Engineering Best Practice



Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing**
- o Prepare for Production**
- o Exercise**
- o Engineering Best Practice**



Layout after importing the netlist


Remember the Layouting Constraints

Layer: 2 copper layers
Top Layer: signal routing
Bottom Layer: GND – plane


Aim: resolve all crossings of the fly wires

Strategy


- Keep in mind: the bottom Plane is the ground plane
- Changing the order of components to resolve crossings




Most relevant part of your circuit



Footprint of your core unit



Starting Point for Placing of the components




Layout after all components have been placed

After the Component Placing

- o Assembling ?
- o Access to the test points ?
- o Make sure all texts are readable in landscape and 90 degrees turned.

Next Step

- o Poor the ground plane





Strategy


- Left Crossings might be resolved by
 1. Routing between pins
 2. Routing under components
 3. If possible, you can route the power supply also on the bottom layer

Next Steps


1. Signal routing
2. Pouring Ground plane on the front side

Layout after filling the bottom layer and connecting it to the ground net





Island



Why should you add freestanding vias?

- o You achieve a good ground connection (low resistive) between the different ground planes.



How to taggle Islands?


- o Add free-standing vias
- o Fill again the ground plane

Next Step

- o Poor the ground plane


Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production**
- o Exercise**
- o Engineering Best Practice**



Next Steps


- o Add Project Information on the Silk Layer
- o Perform the DRC



Board Ready for Gerber File Export


Students from Darmstadt

- You will get information in our courses, which data you have to export
- Check the moodle course




1.

2.



Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production
- o Exercise
- o Engineering Best Practice



PCB Constraints

Board Size: 52mm x 25mm
 4x Mounting Holes: M3
 Layer: 2 copper layers
 Top Layer: signal routing
 Bottom Layer: GND-plane and VCC

Update your Schematic

1. Insert Testpoints
2. New Version of the worksheets

Agenda

- o Layout Task and its Working Steps
- o Updating your Schematic
- o Layout Constraints
- o Mechanical Aspects
- o Routing
- o Prepare for Production
- o Exercise
- o **Engineering Best Practice**




Engineering Best Practice

1. Ask yourself and your team questions
 - a) How to test?
 - b) How to mount?
 - c) How to assemble?
2. Update your schematic
3. Before you start to layout
 - a) Print out the main circuit
 - b) Print out the main component's footprint

→ Make a rough planning where you place the different sub circuits
4. Enter the mechanical Aspects first
 - a) Edge Cut
 - b) Mounting holes
 - c) Place the connectors
5. Put the Project Information on your silk screen (Project Name, Version, Author, Date)
6. Run DRC
7. Export Gerber and Drill files
8. Always Check with the Gerber Viewer

A64-OLinuXino Olimex

[A64-OLinuXino](https://www.olimex.com) is a single-board computer running Linux & Android. The design based on a 64-bit ARM CPU and includes 1 or 2 GB DDR3 RAM, 4 GB flash memory, microSD card socket, WiFi & BLE4.0, Ethernet, HDMI & audio output.



<https://kicad-pcb.org/made-with-kicad/>

**Thank you for Watching
&
Have Fun with your PCB – Design**