

$(V_{BE}(\text{on}) = 0.7 \text{ V}, \ V_{CE}(\text{sat}) = 0.2 \text{ V}, \ V_{A} = \infty, \text{ and } \beta = 100 \text{ if not specifically mentioned})$


- 1. (12%) For the circuit shown in Figure 1, the transistor parameters are $\beta = 100$, and $V_A = \infty$. (a) Determine the dc voltages at the collector, base, and emitter terminals. (b) Determine the small-signal voltage gain $A_v = v_o/v_s$. (c) Find the input resistance R_i .
- 2. (10%) For the circuit shown in Figure 2, the transistor parameters are $\beta = 100$, and $V_A = \infty$. The total instantaneous C-E voltage is to remain in the range $0.5 \le v_{CE} \le 20$ V and the total instantaneous collector current is $i_C \ge 0.2$ mA. (a) Find the value of I_{CQ} (3%). (b) Assuming that the difference between i_C and i_E is neglectable, find the slopes of dc load line and ac load line (3%). (c) Determine the maximum undistorted in the output current (peak-to-peak Δi_C) (4%).



- 3. (18%) Consider the circuit shown in Figure 3 with transistor parameters $\beta=120$ and $V_A=\infty$. (a) Determine the Q-point value for both transistors (I_{CQ1} and I_{CQ2}) (b) Determine the overall small-signal voltage gain $A_v=v_o/v_s$. (c) Determine the input resistance R_{is} and the output resistance R_{o} .
- 4. (4%) What is channel length modulation and how does it affect the current-voltage characteristic?



- 5. (14%) Consider the circuit shown in Figure 5. The transistor parameters are $V_{TP} = -0.3 \text{ V}$, $K_p = 120 \,\mu\text{A/V}^2$, and $\lambda = 0$. (a) If $R_1 = 255 \,\mathrm{k}\Omega$ and $R_2 = 345 \,\mathrm{k}\Omega$, calculate V_{SG} and I_D for the circuit (6%). (b) Design R_1 and R_2 such that the MOS is exactly working at transition point and $R_1 + R_2 = 500 \,\mathrm{k}\Omega$ (8%).
- 6. (12%) Consider the circuit shown in Figure 6. The transistor parameters are: $V_{TP} = 0.8 \text{ V}$, $K_p = 0.5 \text{ mA/V}^2$, and $\lambda = 0$. (a) Design R_D and R_S such that $I_{DQ} = 0.8 \text{ mA}$ and $V_{SDQ} = 3 \text{ V}$. (b) Find the small-signal voltage gain $A_v = v_o/v_i$.



- 7. (15%) The parameters of the circuit in Figure 7 are $R_S = 2 \text{ k}\Omega$, $R_L = 2 \text{ k}\Omega$, $k_p' = 80 \mu\text{A/V}^2$, $V_{TP} = -1.2 \text{ V}$, and $\lambda = 0$. (a) Design the width-to-length ratio (W/L) such that $I_{DQ} = 1.5 \text{ mA}$. (b) Find the small-signal voltage gain $A_v = v_o/v_i$. (c) Find the small-signal output resistance R_o .
- 8. (15%) Considering the circuit shown in Figure 8. Assume the bias current $I_{Bias} = 0.25$ mA and the bias voltage $V_{DD} = 10$ V. The transistor parameters are: $V_{TN} = 0.8$ V, $V_{TP} = -0.8$ V, $K_n = 0.8$ mA/V², $K_p = 0.5$ mA/V², $\lambda_n = 0.01$ V⁻¹, and $\lambda_p = 0.02$ V⁻¹.(a) Determine the small-signal voltage gain $A_v = v_o/v_i$. (b) Determine the output resistance of the circuit R_o . (c) If the desired voltage gain $A_v = 200$, assuming all transistor parameters remains the same, what are the required values of I_{Bias} ?

