類比積體電路設計概論 HW7, due date: 14 Dec.

## **HW7.1 (40 points)**

如圖 7.1 所示,是一個 Two-Satge Opamp 的 Miller compensation 相關電路。**在滿足極點—零點 抵消之情況下**,假設  $C_E$  可忽略,M9, M11 ( $g_m$ , W/L, Id), Cc, and  $C_L$  皆是已知。請設計 M13, M14, M15 and  $I_1$ 。




Fig. 7.1

## **HW7.2 (30 points)**

Suppose the open-loop transfer function of a two-stage op amp is expressed as

$$H_{open}(s) = \frac{A_0 \left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right) \left(1 + \frac{s}{\omega_{p2}}\right)}$$

- (a) 假如 $\omega_{p2}$ = $10A_0\omega_{p1}$  and  $\omega_z$ = $10\omega_{p2}$ ,請劃出 $H_{open}(s)$ 's bode plots for Magnitude and phase 並標示 出unit-gain frequency  $\omega_u$ =?.
- (b) 承上, 其phase margin (PM) =?
- (c) 若是 $\omega_{p2}$ = $A_0\omega_{p1}$  and  $\omega_z$ = $2\omega_{p2}$ , 其phase margin (PM) = ?

## **HW7.3 (30 points)**

- (a) 請列出在使用Miller Capacitor (Cc in Fig. 7.1)做極點分離之頻率補償時,若沒有Rz的問題是 基麼? 請說明此問題的原因為何?
- (b) 若要解決(a)所提出的問題,請舉出兩種作法,並分析其優缺點。