


- (12%) Assuming silicon is doped with phosphorus (P) at a concentration of 2 × 10¹⁶ cm⁻³ at 60°C. Other parameters for the silicon sample include: B = 5.23 × 10¹⁵ cm⁻³ K^{-3/2}, E_g = 1.1 eV, μ_n = 1250 cm²/V·s, μ_p = 450 cm²/V·s, D_n = 35 cm²/s, and D_p = 10 cm²/s. (a) What are the concentrations of electrons and holes for this silicon (4%)? (b) Calculate the current density if an electric field of E = 50 V/cm is applied to the material (4%). (c) Following (b), if this doped semiconductor material is placed at 0°C, will the current density be significantly increased, slightly increased, slightly decreased, or significantly decreased? (2%) and explain why (2%).
- 2. (10%) The diode in the circuit shown in Figure 2 has a reverse-saturation current of I_S = 5 × 10⁻¹³ A. (a) Assume the cut-in voltage of the diode is V_γ = 0.6 V, determine the approximate diode voltage and current using piecewise linear model (4%). (b) Using the diode current equation and iteration method, determine the exact values of diode voltage and current (6%)?
- 3. (12%) Let $V_V = 0.7 \text{ V}$ for each diode in the circuit in Figure 3, and $R_1 = 5 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$. (a) For $V_I = 10 \text{ V}$, find I_{D1} and V_O (4%). (b) Plot V_O versus V_I for $-10 \le V_I \le 10 \text{ V}$. Indicate the breakpoints and the state of each diode in the various region of the plot (8%).



4. (16%) Consider the rectifier circuit shown in Figure 4 with an input voltage v_S = 6 * sinωt, and assume the diode cut-in voltage V_Y = 0.6 V. (a) Plot the v_O versus time and indicate the maximum and minimum value of v_O. (b) Determine the fraction (percent) of time that the diode D₁ is conducting. (c) What is the PIV rating of the diodes? (d) Assume a filter capacitance is connected in parallel with R_L = 1 kΩ, and the ripple voltage is to be limited to 0.1 V. Find the required value of the capacitor.



- 5. (10%) A Zener diode is connected in a voltage regulator circuit as shown in Figure 5. The Zener voltage is $V_{Z0} = 10 \text{ V}$ and the Zener resistance is assumed to be $r_Z = 0$. The output load current varies between $I_L = 50 \sim 500 \text{ mA}$ and the input voltage varies from $V_{PS} = 15 \sim 20 \text{ V}$. (a) Determine the value of R_i such that $I_Z(\min) = 0.2 * I_Z(\max)$. (b) Following (a), if $r_Z = 5 \Omega$, determine the percent source regulation (assume minimum load current)
 - 6. (8%) For the circuit shown in Figure 6, the transistor parameters are: $\beta = 50$, $V_{BE(on)} = 0.6 \text{ V}$, $V_{CE(sat)} = 0.2 \text{ V}$, and $V_A = \infty$. Determine the values of (a) I_C and (b) V_{CE} .



- (18%) For the circuit shown in Figure 7, the transistor parameters are: β = 150, V_{BE(on)} = 0.7 V, V_{CE(sat)} = 0.2 V, and V_A = ∞. (a) sketch the load line and show the slope (3%). (b) Determine the required value of I_{CQ} such that the Q-point is in the center of the load line (3%). (c) Design R₁ and R₂ such that the circuit is bias-stable (6%). (d) Following (c), for the designed circuit, if the transistor parameter β is changed to 50, calculate the new value of I_{CQ} and V_{CEO} (6%).
- 8. (14%) For the circuit shown in Figure 8, plot the voltage transfer characteristics over the range $0 \le V_I \le 5 V$ and mark the status of transistor. Assume $\beta = 100$, $V_{EB(on)} = 0.7 \text{ V}$, $V_{EC(sat)} = 0.2 \text{ V}$, and $V_A = \infty$.

