

Digital Logic Design (ET3305302)

Exam #2 — Closed books

Date: June 6, 2023

Time limit: 100 minutes

This exam has five problems in total. Please read each problem carefully and write down your answers on the answer sheet.

1. (20%) Answer each of the following questions:
 - (a) Explain the differences among the bistable device, latch, and flip-flop.
 - (b) In using a flip-flop, what are the three timing parameters that must be considered?
 - (c) What is a self-correcting (also called self-starting) circuit?
 - (d) How would you allow to input data into a D flip-flop as desired but also to be able of keeping the output of the D flip-flop unchanged if necessary? Give at least two methods and explain their operation.
2. (20%) Analyzing the sequential circuit shown in Figure 1, answer each of the following questions:
 - (a) Derive the excitation functions of flip-flops from the sequential circuit.
 - (b) Derive the transition table from the excitation functions.
 - (c) Is the sequential circuit self-starting? Explain it. If not, try to modify it so that it may become self-starting.




Figure 1: State table of Problem 2.

3. (20%) Considering the state tables shown in Figure 2, answer each of the following questions:
 - (a) Use the compatibility method to simplify the state table shown in Figure 2(a). What is the minimal state table? Represent the minimal state table in standard form.
 - (b) Use the k -partition method to simplify the state table depicted in Figure 2(b). What is the minimal state table? Represent the minimal state table in standard form.

| <i>PS</i> | <i>NS, z</i> | |
|-----------|--------------|-------------|
| | <i>x</i> | <i>z</i> |
| | 0 | 1 |
| <i>A</i> | <i>D</i> ,0 | <i>C</i> ,0 |
| <i>B</i> | <i>F</i> ,0 | <i>A</i> ,1 |
| <i>C</i> | <i>D</i> ,0 | <i>A</i> ,0 |
| <i>D</i> | <i>C</i> ,0 | <i>E</i> ,0 |
| <i>E</i> | <i>F</i> ,0 | <i>C</i> ,1 |
| <i>F</i> | <i>E</i> ,0 | <i>D</i> ,1 |

(a)

| <i>PS</i> | <i>NS, z</i> | |
|-----------|--------------|-------------|
| | <i>x</i> | <i>z</i> |
| | 0 | 1 |
| <i>A</i> | <i>B</i> ,0 | <i>C</i> ,1 |
| <i>B</i> | <i>B</i> ,0 | <i>D</i> ,0 |
| <i>C</i> | <i>E</i> ,1 | <i>C</i> ,1 |
| <i>D</i> | <i>B</i> ,0 | <i>F</i> ,0 |
| <i>E</i> | <i>G</i> ,1 | <i>C</i> ,1 |
| <i>F</i> | <i>B</i> ,0 | <i>C</i> ,1 |
| <i>G</i> | <i>B</i> ,0 | <i>C</i> ,1 |

(b)

Figure 2: State tables of Problem 3.

4. (20%) Considering the state diagram shown in Figure 3, answer each of the following questions:




Figure 3: State table of Problem 4.

- (a) Draw its equivalent ASM chart.
- (b) Using the one-hot method, implement the ASM chart you obtained.
5. (20%) Design a sequential circuit to generate the following output sequence (*wxyz*) repeatedly:

$0 \rightarrow 8 \rightarrow 12 \rightarrow 14 \rightarrow 15 \rightarrow 7 \rightarrow 3 \rightarrow 1 \rightarrow 0 \dots$

- (a) Write your design procedure, assuming that a 4-stage shift register is employed along with a combinational logic circuit.
- (b) Draw the logic circuit with *D* flip-flops and necessary logic gates if necessary.
- (c) Draw the logic circuit with *JK* flip-flops and necessary logic gates if necessary.