Interrupts and Interrupt Structure for SAMD21

Lance Ragas

What is an interrupt

- Signal sent for event that needs immediate attention
- Sent from either hardware or software
- Received by operating system
- Computers today are interrupt-driven
 - Keep running down todo list until you reach end or are interrupted
- Mediated by processor and handled by kernel

What can interrupts be triggered by?

Hardware


- Any device connected to computer, internal and external
- Electronic alerting signal sent to processor

Software

- Caused by either exceptional condition or an instruction in the instruction set
- Exceptional condition
 - trap/ exception
 - Errors or events occurring that cannot be handled by program

Types of Interrupts


Level-Triggered



- Triggered by maintaining a high or low logic
- Interrupt then occurs during the rising or falling edge of the clock
 - Edge can be configured
- Line remains asserted if interrupt is not serviced


Edge Triggered

- Triggered by interrupt line switching levels
- Either falling edge or rising edge



SAMD21

Nested Vectored Interrupt Controller (NVIC)




- Interrupt controller
- Flexible interrupt priority management
- Programmable priority levels
- Automatic nested interrupt support
- Supports up to 32 external interrupt request inputs (IRQs)
 - Each IRQ has 4 programmable priority levels
- Internal Interrupts
 - SysTick Exception
 - Processor Core Exception

Cortex Microcontroller Software Interface Standard (CMSIS) IRQ


Exception Number	Exception Type	CMSIS IRQ Number	Priority (Urgency)	Default Vector Address	Description
1	Reset	-	-3 (Highest)	0x00000004	Reset
2	NMI	-14	-2	0x00000008	Non-Maskable Interrupt
3	Hard Fault	-13	-1	0x000000C	Fault-Handling Exception
4-10	NOT USED				
11	SVCall	-5	Programmable	0x0000002C	Supervisor call via SVC instruction
12-13	NOT USED				
14	PendSV	-2	Programmable	0x00000038	Pendable request for system service
15	SysTick	-1	Programmable	0x0000003C	System Tick Timer
16	IRQ0	0	Programmable	0x00000040	External Interrupt 0
17	IRQ1	1	Programmable	0x00000044	External Interrupt 1
18	IRQ2	2	Programmable	0x00000048	External Interrupt 2
•••	•••		***	•••	
47	IRQ31	31	Programmable	0x000000BC	External Interrupt 31

Vector Table



- Memory is stored in vectors
- Hardware automatically determines which interrupt or exception routine to execute
- Useful for:
 - Bootloader applications
 - Faster vector table fetch
 - Dynamic changing of handlers
 - Executing programs from RAM


Vector Tables




Priority Levels

Exception Types	Exception Priority	
Reset	Highest Priority -3	
Non Maskable Interrupt (NMI)	Priority -2	
Hard Fault	Priority -1	
SVCall	Configurable Priority	
PendSV	Configurable Priority	
SysTick	Configurable Priority	
Interrupt (IRQ0 - 31)	Configurable Priority	


Priority Level





Priority Level Configuration

```
void NVIC_SetPriority(IRQn_t IRQn, uint32_t priority);
```



Global IRQs Enabling

bit 0




PM: Prioritizable Interrupt Mask

1 = all exceptions with configurable priority are disabled


0 = (default) all IRQs enabled

```
/* Disable Interrupts */
void __disable_irq(void);
/* Enable Interrupts */
void __enable_irq(void);
```


Interrupt Nesting



Tail-Chaining



Late Arrival



Vector table and IRQ declartions

```
106
     /* Exception Table */
107
108
     attribute ((section(".vectors")))
    const DeviceVectors exception table = {
110
             /* Configure Initial Stack Pointer, using linker-generated symbols */
111
                                   = (void*) (& estack),
112
             .pvStack
113
114
             .pfnReset Handler
                                    = (void*) Reset Handler,
             .pfnNMI Handler
115
                                    = (void*) NMI Handler,
                                                                    85
                                                                             CMSIS DEFINITIONS FOR SAMD21J18A */
             .pfnHardFault Handler
                                   = (void*) HardFault Handler,
116
                                                                    86
117
             .pvReservedM12
                                   = (void*) (0UL), /* Reserved */
                                                                    87
                                                                         /** \defgroup SAMD21J18A cmsis CMSIS Definitions */
             .pvReservedM11
                                   = (void*) (0UL), /* Reserved */
118
                                                                         /*@{*/
                                                                    88
                                   = (void*) (OUL), /* Reserved */
             .pvReservedM10
119
                                                                    89
                                                                    90
                                                                         /** Interrupt Number Definition */
                                                                        -typedef enum IROn
                                                                    92
                                                                           93
                                                                    94
                                                                          NonMaskableInt IROn
                                                                                                  = -14,/**< 2 Non Maskable Interrupt
                                                                           HardFault IRQn
                                                                                                  = -13,/**< 3 Cortex-M0+ Hard Fault Interrupt
                                                                    95
                                                                           SVCall IRQn
                                                                                                  = -5, /**< 11 Cortex-M0+ SV Call Interrupt
                                                                    96
                                                                    97
                                                                           PendSV IRQn
                                                                                                  = -2, /**< 14 Cortex-M0+ Pend SV Interrupt
                                                                                                  = -1, /**< 15 Cortex-M0+ System Tick Interrupt
                                                                    98
                                                                           SysTick IROn
                                                                           /***** SAMD21J18A-specific Interrupt Numbers *************/
                                                                                                  = 0, /**< 0 SAMD21J18A Power Manager (PM) */
                                                                   100
                                                                           PM IROn
                                                                           SYSCTRL IROn
                                                                                                  = 1, /**< 1 SAMD21J18A System Control (SYSCTRL) */
                                                                   101
                                                                                                  = 2, /**< 2 SAMD21J18A Watchdog Timer (WDT) */
                                                                   102
                                                                           WDT IRQn
                                                                           RTC IRQn
                                                                                                  = 3, /**< 3 SAMD21J18A Real-Time Counter (RTC) */
                                                                   103
```

NVIC Specific Functions

```
/* Set the priority for an interrupt */
void NVIC_SetPriority(IRQn_t IRQn, uint32_t priority);
/* Enable a device specific interrupt */
                                                 655 E STATIC INLINE void NVIC EnableIRQ(IRQn Type IRQn)
void NVIC_EnableIRQ (IRQn_Type IRQn);
                                                 656
                                                        NVIC \rightarrow ISER[0] = (1 \leftrightarrow ((uint32_t)(IRQn) \& 0x1F));
                                                 657
/* Disable a device specific interrupt */
                                                 658
void NVIC_DisableIRQ (IRQn_Type IRQn)
                                                     668
                                                        NVIC \rightarrow ICER[0] = (1 \leftrightarrow ((uint32_t)(IRQn) \& 0x1F));
                                                 669
                                                 670
```

Configuring Interrupts

http://microchipdeveloper.com/32arm:samd21-nvic-configuration