



Power Stage




Digital Controller



NN

Input Data(10 Neurons)



(Train-> FPGA)

